

AUXILIARY LOGIC UNIT
TYPE SLA52K

GEK-65527

CONTENTS

																							PAGE
DESCRIPTI	ON.													•							•		3
APPLICATI	ON A	AND	SET	ТΙ	NG	iS					•							•				•	3
RATINGS.										•												•	3
BURDENS.																							3
OPERATING	PR:	INC	PLE	S		•						•		-								•	4
CONSTRUCT	ΊΟΝ													•			•						4
INSTALLAT	ION	TES	STS					•															5
CAUT	ION					•	•										•						5
GENE	RAL		•				•	•													•		5
OPER	ATIO	DNAL	. CH	łΕC	KS											•					•		5
TEST	CAF	RD A	NDAF	TE	R																		5
TIME	R AD	JUS	TME	ENT	S	A۱	ID	TE	ES7	ΓS													6
OVER	ALL	EQL	IPM	1EN	T	TE	ST	S			•				•			•	•			•	6
MAINTENAN	CE.								•														6
PERI	ODIC	СТЕ	STS	·																			6
TROU	BLE	SHC	OTI	NG		•														•			6
CDAD	F DE	DTC	:																				6

AUXILIARY LOGIC UNIT

TYPE SLA52K

DESCRIPTION

The SLA52K unit is an auxiliary logic unit in blocking schemes using ON-OFF carrier CS26B equipment. It is usually used with a type SLYP positive sequence distance unit, a type SLCN negative sequence directional overcurrent unit, two type SLAT output tripping units, an SLS pole selector, a Type SSA power supply and a test panel.

The SLA52K has appropriate interconnections for use with a Type SLAT54A auxiliary and tripping unit when applied in single pole tripping and reclosing schemes.

The SLA52K is designed with considerable flexibility to accommodate various types of schemes. Provision is made for various auxiliary tripping circuits which may be supplied initially or easily added later in the field. These optional circuits include direct tripping overcurrent and distance functions, line "pickup" circuitry, out-of-step tripping or blocking circuitry, and second zone back-up timing circuitry.

APPLICATION AND SETTINGS

Because of the flexibility of the Type SLA52K, the application and settings will vary with the particular type of scheme in which it is used. Refer to the overall logic diagram description for application and setting information for the particular scheme in which the SLA52K is used.

RATINGS

The Type SLA52K relay is designed for use in an environment where the ambient temperature outside the relay case is between minus 20°C and plus 65°C .

The Type SLA52K relay requires a plus or minus 15VDC power source which can be obtained from a Type SSA50/51 power supply.

Each contact converter in this relay has a link for selecting the proper voltage for the coil circuit of the contact converter. The three available voltage taps are for 48, 125, or 250 VDC.

BURDENS

The SLA52K presents a burden of 350 milliamperes to the plus 15 VDC supply of the Type SSA power supply.

Each contact converter, when energized, will draw approximately 10 milliamperes from the station battery, regardless of the station battery voltage.

These instructions do not purport to cover all details or variations in equipment nor to provide for every possible contingency to be met in connection with installation, operation or maintenance. Should further information be desired or should particular problems arise which are not covered sufficiently for the purchaser's purposes, the matter should be referred to the General Electric Company.

To the extent required the products described herein meet applicable ANSI, IEEE and NEMA standards; but no such assurance is given with respect to local codes and ordinances because they vary greatly.

OPERATING PRINCIPLES

The functions included in the Type SLA52K relay involve basic logical operations (AND, OR, NOT) where the presence or absence of signals, rather than their magnitudes, controls the operation. Signals are measured with respect to a reference bus accessible at TP1. In general, a signal below one VDC represents an OFF or LOGIC ZERO condition; an ON or LOGIC ONE condition is represented by a signal of approximately plus 15 VDC.

The symbols used on the internal connection diagram Fig. 1 are explained by the legend shown in Fig. 2.

The matrix blocks shown on the internal connections diagram of the SLA52K are connected by jumpers at the factory. These connections are used to implement the logic arrangement shown on the associated overall logic diagram. These matrix jumpers are listed on the associated option chart. A typical option chart for the Type SLA52K relay is shown in Fig. 3. Some of the matrix block connections may be customer options. These connections will then be shown as optional connections on the overall logic and must be selected by the user before the unit is placed in service.

The purpose of the contact converters (CC1, CC2, CC3, CC4 and CC5) included in the Type SLA52K relay is to convert a contact operation into a signal that is compatible with the logic circuitry of the relay. When the external contact is closed, a plus 15 VDC signal is produced by the contact converter. The function of each contact converter depends upon the particular relaying scheme in which it is employed.

The Type SLA52K relay has provisions for up to 18 outputs suitable for driving a Type DLA data logging amplifier unit. Any matrix block point which is not used as a logic connection may be monitored by connecting a lead from the 411 or 421 socket to the block. If it is desired to monitor a matrix point which is used as a logic connection, wires 417 to 420 and 427 to 430 may be used. These points have two leads with taper tips which are used to replace the logic jumper. This provides the logic signal path and also a signal for the DLA unit. Any factory selected DLA points are listed on the option chart.

The Type SLA52K relay includes a contact interface between the relaying equipment and the associated channel.

CONSTRUCTION

The SLA52K relay is packaged in an enclosed metal case with hinged front covers and removable top cover. The outline and monitoring dimensions of the case and the physical location of the components are shown in Fig. 4 and 5 respectively.

The SLA52K relay contains printed circuit cards identified by a code number such as All1, T102, L104 where A designates auxiliary function, T designates time-delay function, and L designates logic function. The printed circuit cards plug in from the front of the unit. The sockets are marked with letter designations or "addresses" (D, E, F, etc.) which appear on the guide strips in front of each socket, on the component location drawing, on the internal connection diagram and on the printed circuit card. The test points (TP1, TP2, etc.) shown in the internal connection diagram are connected to instrument jacks on a test card in position T or AT with TP1 at the top of the AT card. TP10 is tied to plus 15 VDC through a 1.5K resistor. This resistor limits the current when TP10 is used to supply a logic signal.

Logic options in the SLA52K relay are selectable by means of jumper wires with taper tip pins on each end which are used to interconnect the matrix block points. These matrix blocks are located in the rear of the unit as shown in Fig. 5. The top cover of the relay must be removed to make the blocks accessible. The taper tip jumpers should be inserted and removed using the special tools which are supplied with each equipment. The green (G), black (B), white (W), violet (V), orange (O) and brown (BR) matrix blocks have 20 individual matrix points. The red (R) block has 20 points which are grouped in 10 pairs. The yellow (Y) block has 20 points, which are grouped in two sets of ten common points; Y1 to Y10 are connected to plus 15 VDC, Y11 to Y20 are connected to reference.

These relays will normally be supplied as a part of a static relay equipment, mounted in a rack or cabinet with other static relays and test equipment. Immediately upon receipt of a static relay equipment, it should be unpacked and examined for any damage sustained in transit. If injury or damage resulting from rough handling is evident, file a damage claim at once with the transportation company and promptly notify the nearest General Electric Sales Office.

Reasonable care should be exercised in unpacking the equipment. If the equipment is not to be installed immediately, it should be stored indoors in a location that is free from moisture, dust, metallic chips, and severe atmospheric contaminants.

Just prior to final installation the shipping support bolt should be removed from each side of all relay units, to facilitate possible future unit removal for maintenance. These shipping support bolts are approximately eight inches back from the relay front panel. Static relay equipment, when supplied in swing rack cabinets, should be securely anchored to the floor or to the shipping pallet to prevent the equipment from tipping over when the swing rack is opened.

INSTALLATION TESTS

If the SLA52K relay that is to be tested is installed in an equipment which has already been connected to the power system, disconnect the outputs in the associated Type SLAT relay from the system.

CAUTION

THE LOGIC SYSTEM SIDE OF THE DC POWER SUPPLY USED WITH MOD III STATIC RELAY EQUIPMENT IS ISOLATED FROM GROUND. IT IS A DESIGN CHARACTERISTIC OF MOST ELECTRONIC INSTRUMENTS THAT ONE OF THE SIGNAL INPUT TERMINALS IS CONNECTED TO THE INSTRUMENT CHASSIS. IF THE INSTRUMENT USED TO TEST THE RELAY EQUIPMENT IS ISOLATED FROM GROUND, ITS CHASSIS MAY HAVE AN ELECTRICAL POTENTIAL WITH RESPECT TO GROUND. THE USE OF A TEST INSTRUMENT WITH A GROUNDED CHASSIS WILL NOT AFFECT THE TESTING OF THE EQUIPMENT. A SECOND GROUND CONNECTION TO THE EQUIPMENT, SUCH AS A TEST LEAD INADVERTENTLY DROPPING AGAINST THE RELAY CASE, MAY CAUSE DAMAGE TO THE LOGIC CIRCUITRY. NO EXTERNAL TEST EQUIPMENT SHOULD BE LEFT CONNECTED TO THE STATIC RELAYS WHEN THEY ARE IN PROTECTIVE SERVICE, SINCE TEST EQUIPMENT GROUNDING REDUCES THE EFFECTIVENESS OF THE ISOLATION PROVIDED.

GENERAL

The SLA52K relay is supplied from the factory either mounted in a static relay equipment or as a separate unit associated with measuring relays, a Type SSA power supply, and some form of channel equipment. All relay units for a given terminal of static relaying equipment are tested together at the factory, and each unit will have the same summary number stamped on its nameplate.

Timers should be set for the operating and reset times indicated on the associated overall logic diagram. Where a time range is indicated on the overall logic diagram, the timer should be set for the value recommended for that function in the descriptive write-up accompanying the overall logic diagram. Where a setting depends upon conditions encountered on a specific application, this is so stated and the factors influencing the choice of setting are described. The procedure for checking and setting the timers is described in a later section.

OPERATIONAL CHECKS

Operation of the SLA52K unit can be checked by observing the signals at the twenty test points (TP1 to TP20) in the SLA52K by observing the operation of the associated channel equipment, or by observing the output functions in the associated Type SLAT tripping relay. The test points are located on two test cards in positions T and AT, and are numbered 1 to 20 from top to bottom. TP1 is the reference bus for the logic circuit; TP10 is at plus 15 VDC. The remaining points are located at various strategic points throughout the logic as shown on the internal connection diagram Fig. 1. Test point voltages can be monitored with a portable high impedance voltmeter, the voltmeter on the test panel of the associated equipment, or an oscilloscope.

Operation of any logic function may be checked by supplying the correct inputs to the card. This is accomplished by placing the card under test in a card extender, removing the cards which normally supply the input signals, and then connecting the card inputs to either TP10 or TP1. An output should be produced when the proper combination of inputs is supplied.

TEST CARD ADAPTER

The test card adapter provides a convenient means of gaining access to any pin of a particular card. Detailed information on the use of the test adapter card is included in the card instruction book GEK-34158.

TIMER ADJUSTMENTS AND TESTS

When the time-delay cards are to be adjusted or checked, an oscilloscope that can display two traces simultaneously and that has a calibrated horizontal sweep should be used.

In order to test the timer cards it is necessary to remove the card which supplies the input to the timer and to place the timer card in a card adapter. The card adapter allows access to the input and output of the timer if they are not brought out on test points. The timer test circuit is shown in Fig. 6. Opening the normally closed contact causes the output to step up to plus 15 VDC after the pickup delay of the timer. To increase the pickup time turn the upper potentiometer on the timer card clockwise; to decrease the time-delay setting of card, turn the upper potentiometer counterclockwise. If the timer card is provided with a variable reset delay, it can be adjusted by the lower potentiometer on the timer card (clockwise increases reset time).

OVERALL EQUIPMENT TESTS

After the SLA52K relay and the associated static relay units have been individually calibrated and tested for the desired settings, a series of overall operating circuit checks is advisable.

The elementary, overall logic, and logic description for the specific job will be useful for determining the overall operation of the scheme.

Overall equipment tests can be performed by applying AC current and voltages to the measuring units as specified in the instruction book for the measuring units and checking that proper outputs are obtained from the associated SLAT when the measuring units operate.

MAINTENANCE

PERIODIC TESTS

It should be sufficient to check the outputs produced at test points in the SLA52K when periodic calibration tests are made on the associated measuring units, for example the phase and ground relay in the line relaying scheme. No separate periodic tests on the SLA52K itself should be required.

TROUBLE SHOOTING

In any trouble shooting of equipment, it should first be established which unit is functioning incorrectly. The overall logic diagram supplied with the equipment shows the combined logic of the complete equipment and the various test points in each unit. By signal tracing, using the overall logic diagram and the various test points, it should be possible to quickly isolate the trouble.

A test adapter card is supplied with each static relay equipment to supplement the prewired test points in the test cards. Use of the adapter card is described in the card instruction book GEK-34158.

A dual-trace oscilloscope is a valuable aid to detailed trouble shooting, since it can be used in determining phase shift, operate and reset times as well as input and output levels. A portable dual-trace oscilloscope with a calibrated sweep and trigger facility is recommended.

SPARE PARTS

To minimize possible outage time, it is recommended that a complete maintenance program should include the stocking of at least one spare card of each type. It is possible to replace damaged or defective components on the printed circuit cards, but great care should be taken in soldering so as not to damage or bridge-over the printed circuit buses, or overheat the semi-conductor components. The repaired area should be recovered with a suitable high-dielectric plastic coating to prevent possible breakdowns across the printed buses due to moisture and dust. The wiring diagrams for the cards in the SLA52K relay are included in the card book GEK-34158.




Fig. 1 (0138D3916-0) Internal Connections Diagram for the Type SLA52K Relay




Fig. 2 (0227A2047-1) Internal Connection Diagram Legend

THE FOLLOWING ARE FACTORY CONNECTIONS MADE AT THE MATRIX BLOCKS INSIDE OF THE SLA RELAY ASSOCIATED WITH THIS EQUIPMENT. SYMBOLS LISTED: PL=RELAY INTERCONNECTING CABLE LEAD
(5)=LOGIC FUNCTION CARD PIN NUMBER

= 3-WAY CONNECTION

= DLA MONITOR CONNECTION AVAILABLE BUT NOT USED = 4 - WAY CONNECTION (02274 2024 G-31)

144 75414	51.05.11	·		~ ·					
JUMP		LOGIC FI		JL JUMP	BLOCK	LOGIC FUNCTION			
FROM	TO	FROM	ТО	FROM	TO	FROM	TO		
B18	BR12	PL17	NOT 1	B7	016	PBI	OR19		
PL416	VI	DLA	ORZZ	W13	W14	OR19	TL4		
PL4/6	BIZ	DLA	MIB	RI3	910	OR14	ANDIG		
09	YII	AND 1	REF	W16	914	ORIB	AND 7		
W17	PL 412	AND2	DLA	R6	G13	TLI	AND7		
R3	013	TL3	AND 32	FY19	B8	REF	ANDG		
‡R4	PL418	TL3	DLA	V/2	V3	OR9	ORT		
* Y13	019	REF	OR 72	V9	V4	AND 7	OR7		
‡ Y14	BZ	REF	OR14	G17	V5	ANDG	ORT		
#R4	BRI	TL3	LAR6	W15	B4	OR13	OR14		
R7	W2	AND1	TL5	W19	WZO	0R80	OR16		
V16	PL 415	TL5	DLA	# Y20	V7	REF	ORIG		
PL415	919	DLA	ANDB	V/0	BR2	OR16	TT33		
#Y15	G20	REF	ANDB	G7	D6	ANDII	ORZI		
0 93	BR15	CG5	AND 8	# G 8	95	AND 10	ORZI		
093	<i>B</i> 3	CC5	OR14	<i>‡98</i>	020	ANDIO	TS39		
V//	W9	ANDS	OR 23	R15	VIB	RECV	NOT 9		
V15	V2	TLZ	OR9	# V14	05	NOT 9	ORZI		
BRZO	WI	CC52	TLZ	RIG	PL413	RECV	DLA		
BII	PL417	D2(B)	DLA	W18	PL413	AND16	DLA		
R5	<i>B5</i>	TLI	OR17	BR17	96	0R21	T540		
94	912	CC4	TLI	PL414	R19	DLA	LARI		
<i>B</i> 9	BRII	CC3	OR3	PL414	018	DLA	AND16		
GZ	V8	OR3	OR13	G9	BR13	PB2	0R80		
R9	B13	CC 2	OR13	FY19	B8	REF	AND6		
<i>‡Y16</i>	B14	REF	OR/3	Y18	W3	REF	OR12		
RIO	W5	CCZ	OR15	FY17	B14	REF	OR13		
91	W4	CCI	OR15	FY16	RII	REF	ORIO		
04	PL419	(IO·KII)T	DLA	# Y15	BR19	REF	ORII		
W7	PL419	OR8	DLA	BR3	017	TS41	0R30		
918	R17	OR 7	OR8	‡ V14	BR4	NOT 9	T\$38		
#Y17	BRIO	REF	OR8	V13	010	OR 22	ANDZ		
B19		I2TOC	OR23	□ G 3	GI	CC5	OR 22		
#R18	V6	OR7	OR16	‡Y14	W8	REF	ORS		
FR18	BR6	OR7	OR56	W12	YI	OR23	OR9		
BRIG	015	V/	T537	#Y13	WII	REF	OR23		
		•	-		· · · · · · · · · · · · · · · · · · ·		. 		

Fig. 3 (0227A2050-0 SH 189) Typical Option Chart for the Type SLA52K Relay




Fig. 4 (0227A2037-1) Outline and Mounting Dimensions for the Type SLA52K Relay





Fig. 5 (0275A4395-0) Component and Card Locations for the Type SLA52K Relay



* THE 15VDC SIGNAL AT PIN 10 HAS A CURRENT LIMITING RESISTOR MOUNTED ON THE TEST CARD.

Fig. 6 (0246A7987-0) Logic Timer Test Circuit