





AUXILIARY LOGIC UNIT
TYPE SLA53G

GEK-65606

CONTENTS

	PAGE
DESCRIPTION	. 3
APPLICATION	. 3
RATINGS	. 4
BURDENS	. 4
OPERATING PRINCIPLES	. 4
LOGIC CIRCUIT CONTACT CONVERTERS CC1 CC2 CC3 DATA MONITORING POINTS CHANNEL INTERFACE	4 4 5 5
CALCULATION OF SETTINGS	5
CONSTRUCTION	. 5
RECEIVING, HANDLING AND STORAGE	6
INSTALLATION TESTS	6
CAUTION GENERAL OPERATIONAL CHECKS TEST CARD ADAPTER TIMER ADJUSTMENTS AND TESTS CONTACT CONVERTER TESTS ISOLATION INTERFACE TESTS OVERALL EQUIPMENT TESTS	7 7 7 8 8
MAINTENANCE	9
PERIODIC TESTSTROUBLESHOOTING	

AUXILIARY LOGIC UNIT

TYPE SLA53G

DESCRIPTION

The SLA53G is a static auxiliary logic relay designed for use in a directional comparison transmission line protection scheme with single pole trip and reclose capability. It includes the necessary scheme logic and the channel interface and control circuits for a Type CS26 on-off power line carrier.

The SLA53G is packaged in a four rack unit (one rack unit equals 1-3/4 inches) enclosed metal case suitable for mounting on a 19-inch rack. The case outline and mounting dimensions are shown in Fig. 1. The internal connections for the SLA53G are shown in Fig. 2. The component and printed circuit card locations are shown in Fig. 3.

APPLICATION

The SLA53G is intended for application with Type SLY51, SLY53, SLY61, SLYG51 and SLYG61 directional distance relays, and SLC51 overcurrent relays in a directional comparison blocking scheme with Type CS26 power line carrier. Circuits are included to permit single pole switching by the use of a Type SLCN52 supervising phase selector relay. An SLAT53 output relay with individual pole control and an isolated plus or minus 15 VDC power supply, Type SSA51, are also required for a complete equipment for one terminal of a transmission line.

For a complete description of the overall scheme in which the SLAT53G relay is employed, refer to the overall logic diagram and the associated logic description which are supplied with each terminal of the equipment. The only user adjustments which should be required are the following three timer settings:

- TL4 B/O second zone timer for delayed tripping by MT or MTG. Set B pickup time delay long enough to coordinate with clearing of faults in the next line section.
- TL5 3/50 trip integrator. The three millisecond pickup time delay is based on proper coordination between local trip and received channel blocking signal at the comparer with a 1.5 millisecond CS26C channel. For longer channel times due to the use of narrow band carrier or longer than one millisecond propagation time (100 mile line), the pickup time should be increased accordingly. Refer to the specific logic description for details. The 50 millisecond reset time is to hold off blocking carrier transmission to the remote terminal once a local trip is initiated.
- TL6 1/A is the comparer bypass timer. The A (2-20 cycle) drop-out time represents the duration of time for which direct tripping by MTG (or MT) is permitted following single pole reclosing. The minimum two cycle drop-out time will assure tripping on a sustained fault. Longer drop-out settings will accomodate operation of other output control circuits. Refer to the logic description for detailed considerations.

These instructions do not purport to cover all details or variations in equipment nor to provide for every possible contingency to be met in connection with installation, operation or maintenance. Should further information be desired or should particular problems arise which are not covered sufficiently for the purchaser's purposes, the matter should be referred to the General Electric Company.

To the extent required the products described herein meet applicable ANSI, IEEE and NEMA standards; but no such assurance is given with respect to local codes and ordinances because they vary greatly.

GEK-65606

The other timers in the SLAT53G should be applied with the settings shown on the overall logic diagram, and no user adjustment should be required.

RATINGS

The Type SLA53G relay is designed for use in an environment where the air temperature outside the relay case is between minus 20°C or plus 65°C.

The Type SLA53G relay requires a plus or minus 15 VDC power source which can be obtained from a Type SSA power supply.

BURDENS

The SLA53G relay presents a burden of 390 milliamperes to the plus 15 VDC supply of the Type SSA power supply.

Each contact converter, when energized, draws ten milliamperes from the station battery, regardless of tap setting.

OPERATING PRINCIPLES

LOGIC CIRCUIT

The functions of the Type SLA53G relay involve basic logic (AND, OR, and NOT) where the presence or absence of signals, rather than their magnitude, controls the operation. Signals are measured with respect to a reference bus accessible at TP1. In general, a signal below one VDC represents an OFF or LOGIC ZERO condition; an ON or LOGIC ONE is represented by a signal of approximately plus 15 VDC.

The symbols used on the internal connection diagram (Fig. 2) are explained by the legend shown in Fig. 4.

The matrix block connections shown in the internal connections of the SLA53G relay are prewired at the factory. The connections are shown on the associated overall logic and are listed on the associated option chart. A sample option chart for the Type SLA53G relay is shown in Fig. 5.

Some of the matrix block connections may be user options. In this instance, they will be shown as options on the overall logic and must be selected by the user before the unit is placed in service.

CONTACT CONVERTERS

The purpose of this function is to convert an external contact operation into a signal that is compatible with the logic circuit of the Type SLA53G relay. These contact converters are labeled CC1, CC2 and CC3.

- <u>CC1</u> Contact converter 1 stops all carrier transmission.
- CC2 Contact converter 2 blocks carrier tripping and carrier transmission.

 $\frac{\text{CC3}}{\text{logic diagram for its use in a particular scheme.}}$ This contact converter is connected to matrix block points. Refer to the

DATA MONITORING POINTS

The Type SLA53G relay has provisions to provide up to 20 data monitoring points; the 20 points are brought out on two sockets C411 and C421. These data monitoring (DLA) points are selected by connecting the movable lead from the DLA socket pin (412-420, C422-C430) to one of the available points on the matrix blocks. These connections are listed on the option chart (refer to the sample option chart, Fig. 5). Any matrix points which are not being used for logic connections may be monitored; key points in the logic have more than one matrix point to allow both logic and monitoring connections.

A data loggic amplifier (DLA) unit is used to convert the logic signals into usable outputs. The associated DLA unit determines the number of points which can be monitored at the same time.

CHANNEL INTERFACE

The logic of the Type SLA53G relay includes an isolation interface (Fig. 6) between the relays in the scheme and the associated channel equipment. The circuitry of the isolation interface provides a signal path but maintains metallic isolation. This feature makes it possible to maintain isolation between the DC supply used for the relays and that employed by the channel.

CALCULATION OF SETTINGS

This section covers those timers in the SLA53G which require field adjustment.

- TL4 (B/O) This timer is for delaying tripping by MT or MTG. This delay time must be set long enough to allow time for faults in the next line section to be cleared.
- TL6 (1/A) The drop delay of this timer controls the amount of time which direct tripping by MT or MTG is permitted following single pole reclosing. Refer to the logic description for a discussion on how to determine the drop-out delay setting of the TL6 timer.

CONSTRUCTION

The SLA53G relay is packaged in an enclosed metal case with hinged front covers and removable top cover. The outline and mounting dimensions of the case and the physical location of the components are shown in Fig. 1 and 3, respectively.

The SLA53G relay contains printed circuit cards identified by a code number, such as A112, T102, L104 where A designates auxiliary function, T designates time-delay function, and L designates logic function. The printed circuit cards plug in from the front of the unit. The sockets are marked with letter designations or "addresses" (D, E, F, etc.) which appear on the guide strips in front of each socket, on the component location drawing, on the unit internal connection diagram, and on the printed circuit

card. The test points (TP1, TP2, etc.) shown in the internal connection diagram are connected to instrument jacks on a test card in position T or AT with TP1 at the top of the AT card. TP10 is tied to plus 15 VDC through a 2.3K resistor. This resistor limits the current when TP10 is used to supply a logic signal to a card.

Logic options and data monitoring points are selected by means of taper tip jumpers and matrix blocks. These matrix blocks are located in the rear of the unit as shown in Fig. 3. Twenty point blocks are supplied. Each block is a different color and its points are numbered from 1 to 20. The matirx points appear on the internal connections (Fig. 2) as small squares identified with a letter and a number such as G18. G18 is the eighteenth position on the green block. The matrix blocks supplied are Y (yellow), B (black), G (green), R (red), V (violet), O (orange), and W (white). Tools for inserting and removing the taper tip jumpers are supplied with each equipment. The factory matrix connections are listed on the option chart. (Fig. 5 is a typical option chart.)

RECEIVING, HANDLING AND STORAGE

These relays will normally be supplied as a part of a static relay equipment, mounted in a rack or cabinet with other static relays and test equipment. Immediately upon receipt of a static relay equipment, it should be unpacked and examined for any damage sustained in transit. If injury or damage resulting from rough handling is evident, file a damage claim at once with the transportation company and promptly notify the nearest General Electric Sales Office.

Reasonable care should be exercised in unpacking the equipment. If the equipment is not to be installed immediately, it should be stored indoors in a location that is free from moisture, dust, metallic chips, and severe atmospheric contaminants.

Just prior to final installation the shipping support bolts should be removed from each side of all relay units, to facilitate possible future unit removal for maintenance. These shipping support bolts are approximately eight inches back from the relay front panel. WARNING: STATIC RELAY EQUIPMENT, WHEN SUPPLIED IN SWING RACK CABINETS, SHOULD BE SECURELY ANCHORED TO THE FLOOR OR TO THE SHIPPING PALLET TO PREVENT THE EQUIPMENT FROM TIPPING OVER WHEN THE SWING RACK IS OPENED.

INSTALLATION TESTS

If the SLA53G relay that is to be tested is installed in an equipment which has already been connected to the power system, disconnect the trip outputs in the associated Type SLAT relay from the system.

CAUTION

THE LOGIC SYSTEM SIDE OF THE DC POWER SUPPLY USED WITH MOD III STATIC RELAY EQUIPMENT IS ISOLATED FROM GROUND. IT IS A DESIGN CHARACTERISTIC OF MOST ELECTRONIC INSTRUMENTS THAT ONE OF THE SIGNAL INPUT TERMINALS IS CONNECTED TO THE INSTRUMENT CHASSIS. IF THE INSTRUMENT USED TO TEST THE RELAY EQUIPMENT IS ISOLATED FROM GROUND, ITS CHASSIS MAY HAVE A ELECTRICAL POTENTIAL WITH RESPECT TO GROUND. THE USE OF A TEST INSTRUMENT WITH A GROUNDED CHASSIS WILL NOT AFFECT THE TESTING OF THE EQUIPMENT. HOWEVER, A SECOND GROUND CONNECTION TO THE EQUIPMENT, SUCH AS A TEST LEAD INADVERTENTLY

DROPPING AGAINST THE RELAY CASE, MAY CAUSE DAMAGE TO THE LOGIC CIRCUITRY. NO EXTERNAL TEST EQUIPMENT SHOULD BE LEFT CONNECTED TO THE STATIC RELAYS WHEN THEY ARE IN PROTECTIVE SERVICE, SINCE TEST EQUIPMENT GROUNDING REDUCES THE EFFECTIVENESS OF THE ISOLATION PROVIDED.

GENERAL

The SLA53G relay is supplied from the factory either mounted in a static relay equipment or as a separate unit associated with measuring relays, a Type SSA power supply, and some form of channel equipment. All relay units for a given terminal of static relaying equipment are tested together at the factory, and each unit will have the same summary number stamped on its nameplate.

Timers should be set for operating on reset times indicated on the associated overall logic diagram. Where a time range is indicated on the overall logic diagram, the timer should be set for the value recommended for that function in the descriptive writeup accompanying the overall logic diagram. Where a setting depends upon conditions encountered on a specific application, this is so stated and the factors influencing the choice of setting are described. The procedure for checking and setting the timers is described in a later section.

PERATIONAL CHECKS

Operation of the SLA53G unit can be checked by observing the signals at the twenty sest points (TP1 to TP20) in the SLA53G, by observing the operation of the associated shannel equipment, or by observing the output functions in the associated Type SLAT ripping relay. The test points are located on the test cards in position T and AT and are numbered 1 to 20 from top to bottom. TP1 is the reference bus for the logic sircuit; TP10 is at plus 15 VDC. The remaining points are located at various strategic oints throughout the logic as shown on the internal connection diagram (Fig. 2). Test oint voltages can be monitored with a portable high impedance voltmeter, the voltmeter n the test panel of the associated equipment, or an oscilloscope.

EST CARD ADAPTER

The test card adapter provides a convenient means of gaining access to any pin of particular card. Detailed information on the use of the test adapter card is noluded in the card instruction book, GEK-34158.

IMER ADJUSTMENTS AND TESTS

When the time-delay cards are to be adjusted or checked, an oscilloscope that can isplay two traces simultaneously and that has a calibrated sweep should be used.

In order to test the timer cards it is necessary to remove the card which supplies ne input to the timer and to place the timer card in a card adapter (see Table I). The ard adapter allows access to the input and output of the timer if they are not brought it on test points. The timer test circuit is shown in Fig. 7. Opening the normally losed contact causes the output to step up to plus 15 VDC after the pickup delay of the imer. To increase the pickup time, turn the upper potentiometer on the timer card lockwise; to decrease the time, turn it counterclockwise. Closing the contact causes ne timer output to drop out after the reset time-delay setting of the card. If the

timer card is provided with a variable reset relay, it can be adjusted by the lower potentiometer on the timer card (clockwise increases reset time).

TABLE I

TIMER UNDER TEST	REMOVE CARD POSITION IN POSITION		
1201	703171011	111 1 03111011	
TL1	Ε	D	
TL3	R	L	
TL4	AM	F	
TL5	J	Н	
TL6	AH	AG	
TL8	AS	AG	
TL9	AF	AP (in SLAT53E)	

CONTACT CONVERTER TESTS

Operation of the contact converters can be checked by connecting the station DC through a switch to the appropriate pair of terminals of the terminal strip, AH, mounted on the rear of the relay. The terminal numbers and polarity of connections for each of the three contact converters are shown in the internal connection diagram, Fig. 2. The output of CC1 can be monitored at pin 3 of card AF. The output of CC2 can be monitored at pin 7 of card F, and the output of CC3 can be monitored at the input to the function which it drives (refer to the logic diagram).

ISOLATION INTERFACE TESTS

Operation of the three functions (received carrier, transmitter control, and transmitter auxiliary stop) of the isolation interface can be checked without direct connections to the subassembly. External test connections are made to the pins of the C111 socket mounted on the rear of the unit, see Fig. 3. Logic circuit test connections are made at the socket pins of the channel control card in position "AP."

Received carrier operation test connections are shown in Fig. 8A. For this test do not remove channel control card in position "AP." Closure of the normally open contact will simulate a received carrier signal and scope display will go from a LOGIC ZERO to a LOGIC ONE.

For the transmitter control and transmitter auxiliary stop checks, remove the channel control card "AP" from its socket and replace it with a test card adapter and test card to gain access to the "AP" socket pins. Transmitter control test connections are shown in Fig. 8B. The test contact in the open position simulates a LOGIC ONE condition which holds off the transmitter control output of the isolation interface. Closure of the normally open contact generates a LOGIC ZERO condition, initiating a transmitter control output producing a five-to-six volt DC signal across the output loading resistor. The transmitter auxiliary stop function can be tested in a similar manner using the test connections of Fig. 8C and the output again will provide a five-to-six volt DC signal across the output loading resistor.

GEK-65606

OVERALL EQUIPMENT TESTS

After the SLA53G relay and the associated static relay units have been individually calibrated and tested for the desired settings, a series of overall operating circuit checks is advisable.

The elementary, overall logic, and logic description for the specific job will be useful for determining the overall operation of the scheme.

Overall equipment tests can be performed by applying alternating currents and voltages to the measuring units as specified in the instruction book for the measuring units and checking that proper outputs are obtained from the associated SLAT when the measuring units operate.

MAINTENANCE

PERIODIC TESTS

It should be sufficient to check the outputs produced at test points in the SLA53G when periodic calibration tests are made on the associated measuring units, for example, the phase and ground relays in the line relaying scheme. No separate periodic tests on the SLA53G itself should be required.

TROUBLESHOOTING

In any troubleshooting of equipment, it should first be established which unit is functioning incorrectly. The overall logic diagram supplied with the equipment shows the combined logic of the complete equipment and the various test points in each unit. By signal tracing, using the overall logic diagram and the various test points, it should be possible to quickly isolate the trouble.

A test adapter card is supplied with each static relay equipment to supplement the prewired test points on the test cards. Use of the adapter card is described in the card instruction book, GEK-34158.

A dual trace oscilloscope is a valuable aid to detailed troubleshooting, since it can be used to determine phase-shift, operate and reset times, as well as input and output levels. A portable dual-trace oscilloscope with a calibrated sweep and trigger facility is recommended.

SPARE PARTS

To minimize possible outage time, it is recommended that one spare card of each type be carried in stock. It is possible to replace damaged or defective components on the printed circuit cards, but great care should be taken in soldering so as not to lamage or bridge-over the printed circuit buses, or overheat the semiconductor components. The repaired area should be recovered with a suitable high-dielectric plastic coating to prevent possible breakdowns across the printed buses due to moisture and dust. The wiring diagrams for the cards in the SLA53G relay are included in the card book, GEK-34158.




Fig. 1 (0227A2037-0) Outline and Mounting Dimensions





Fig. 2 (0145D8052-0) Internal Connections for the Type SLA53G Relay



PLAN VIEW




Fig. 3 (0285A5718-0) Component Location Diagram for the Type SLA53G Relay




Fig. 4 (0227A2047-1) Internal Connections Diagram Legend

THE FOLLOWING ARE FACTORY CONNECTIONS MADE AT THE MATRIX BLOCKS INSIDE OF THE SLA RELAY ASSOCIATED WITH THIS EQUIPMENT. SYMBOLS LISTED: PL=RELAY INTERCONNECTING CABLE LEAD
(5)=LOGIC FUNCTION CARD PIN NUMBER

=3-WAY CONNECTION

X=DLA MONITOR CONNECTION AVAILABLE BUT NOT USED

MATRIX JUMP	BLOCK	LOGIC FU	NCTION	MATRIX BLOCK JUMPERS		LOGIC FUNCTION	
FROM	TO	FROM	ТО	FROM	TO .	FROM	TO
B17	PL426	ANDIB	PLA	48	W7	ANDIO(B)	
V/9	W6	ANDIB	AND 56(2)	PL422	RI	DLA (426)	COM(OR31)
G4	V/2	10	OR 28 (5)	RZ	012	COMPR31)	AY05(3)
94 R9	PL428	AHD 30	DLA	R3	WI	COM(ORBI)	AND 57(4)
V7	PL4/2	OR27(9)	DLA	07	PL423	OR32(9)	DLA
VB	W3	767(8)	AND 51(5)				
G9 O3	02	OR7(B)	OR29(3)				
03	316	OR29(8)	AND 9(5)				
<i>320</i>	PL415	AND 9(8)	DLA				
3 7	RIB	AND 9(B)	COM.				
R19	920	COM	7L31				
VB	PL422	OR3(6)	DLA				1
913	PL420	AND12(9)	DLA		·- · · · · · · · · ·		
912	71	AND 12(7)	+15VDC				
RU	V2	OR17(B)	TLB(3)				
V3	RIO	TLB(B)	AND 29(6)				
910	Y2	AND 2(3)	+15VDC				
910 917 08	918	ANDIIA(8)	OR36(6)			<u> </u>	
<u>08</u>	PL416	OR 33(8)	OLA				
\wedge	PL417	0R34(b)	DLA	ļ			
010	PL418	OR35(B)	DLA				
<u> 1510</u>	RLO	AND 41(3)	AN09(B)				
<u> 5/3</u>	PL420	G/	DLA				
314	PL419	MB	DLA				
010 313 314 36 215	PL 424	G4	DLA				
2/2	PL425	ORBI(9)					
V 124	PL427	AND19(8)	DLA				
V15 V13	W5	AND19(B)	AND 55(6)				
V/3	919	ANDZB(B)	OR 22(4)				
GI	GII	CC3 (14)	OR 22 (5)				
VIG	PL 413	OR25(B)	DLA				
V/7	W4	0R25(B)	AND 52(6)				
0/5	PL414	RECAMP(7)	DLA				
¥20 GG	0/2	ORB (B)	OR29(4)				
96	73	ANDIO (5)					
916	711	ORB (G)	ref			·	

Fig. 5 (0227A2050-0, Sh. 235) Typical Option Chart





Fig. 6 (0208A5504AJ-1) Isolation Interface Internal Connections



* THE 15VDC SIGNAL AT PIN 10 HAS A CURRENT LIMITING RESISTOR MOUNTED ON THE TEST CARD.

Fig. 7 (0246A7987-0) Logic Timer Test Circuit




Fig. 8 (0285A5717-0) Isolation Interface Test Circuit

GENERAL ELECTRIC COMPANY POWER SYSTEMS MANAGEMENT BUSINESS DEPT. PHILADELPHIA, PA. 19142

