

SOLID STATE AUXILIARY LOGIC RELAY

FOR

TRANSMISSION LINE PROTECTION

TYPE SLA53J

GEK-65687

CONTENTS

																								<u>PAGE</u>
DESC	RIPTI	ON				• •	• •	• • •				• •			• •									3
APPL	ICATI	ON		• • •				• • •							• •							• • •		3
RATI	NGS .		• • •			• •	• • •								• • •									4
BURD	ENS .														• • •					• • •				4
OPERA																								4
	LOGI CONT DATA CHAN	ACT MO	CO NIT	N V E OR I	RTE NG	RS PO	 INI	is.	• •	• •	• •	• •	• •	• •	• • •	• • •	• •	• • •	• •	• • •		• • •	• •	4 4 5 5
SETT																								5
CONST																								5
RECE	IVING	i, H/	ANDI	LIN	G A	ND	S T	OR	ΑG	Ε				• • •										6
TEST																								6
	CAUT GENE OPER TEST TIME TA CONT OVER	ATIO CAP R AI BLE ACT	ONAL RD A DJUS I CON	L C ADA STM	HEC PTE ENT RTE	KS R S /	AN C	TS	ES:	TS	• •	• • • • • • • • • • • • • • • • • • • •	• • •			• • •	• • •	• • •	• •	• • •	• • •	• • •	•	6 6 7 7 7 8 8 9
MAINT	ENAN	CE .	• • • •			• • •							• • •	• • •			• • •			• • •				9
	PERI TROU SPAR	BLES	SHO(TI	NG																			9 9 9

SOLID STATE AUXILIARY LOGIC RELAY FOR TRANSMISSION LINE PROTECTION

TYPE SLA53J

DESCRIPTION

The SLA53J is an auxiliary logic relay designed for use in a directional comparison scheme. The relay contains the necessary logic to interpret output signals from associated measuring functions and translate them to an appropriate auxiliary output and tripping relay. In addition to the SLA53J relay, appropriate ground and phase relays, plus a power supply and auxiliary tripping relay are required to complete a particular relaying scheme.

The Type SLA53J is packaged in a four-rack unit enclosed metal case. The relay is suitable for mounting in a 19-inch rack. The case outline and mounting dimensions are shown in Fig. 3. The internal connections for this relay are shown in Fig. 1 and the component and printed circuit card locations are shown in Fig. 2.

APPLICATION

The SLA53J is designed to operate in conjunction with appropriate phase and ground relays in a directional comparison scheme using a pilot channel. The SLA53J includes circuits to accomodate the use of first and second zone phase and ground distance back-up protection with the blocking directional comparison scheme. A contact interface provides the interconnection between the SLA53J logic, and the transmitter and receiver of the pilot channel.

Protection features required in a relaying scheme often vary from scheme to scheme, and it is sometimes desirable to provide certain features initially with the scheme or to provide features so that they may be added at a later date in the field. To this end, the SLA53J design has incorporated circuit flexibility to permit implementation of certain optional features.

For the specific options and the logic arrangement supplied with a particular scheme, refer to the logic diagram and the logic descriptive write-up supplied with that scheme. If it is desired to make logic changes at a later date, the diagrams and instruction books supplied with the equipment should be studied to determine the means for implementing the changes. If after study of the diagrams, further assistance is required, contact the nearest General Electric District Sales Office.

Various points in the logic can be monitored by providing jumpers from any of the available matrix points to plugs 411 and 421 located on the rear of the SLA53J relay. This option is further described in paragraph, DATA MONITORING POINTS, in the section entitled **OPERATING PRINCIPLES**.

These instructions do not purport to cover all details or variations in equipment nor to provide for every possible contingency to be met in connection with installation, operation or maintenance. Should further information be desired or should particular problems arise which are not covered sufficiently for the purchaser's purposes, the matter should be referred to the General Electric Company.

To the extent required the products described herein meet applicable ANSI, IEEE and NEMA standards; but no such assurance is given with respect to local codes and ordinances because they vary greatly.

RATINGS

The Type SLA53J relay is designed for use in an environment where the air temperature outside the relay case is between minus 20°C or plus 65°C.

The Type SLA53J relay requires a plus or minus 15 VDC power source which can be obtained from a Type SSA50/51 power supply.

Each contact converter in this relay has a link for selecting the proper voltage for the coil circuit of the contact converter. The three possible voltages are 48 VDC, $125\ \text{VDC}$ and $250\ \text{VDC}$.

BURDENS

The SLA53J relay presents a burden of approximately 400 milliamperes to the plus 15 VDC supply of the Type SSA50/51 power supply.

Each contact converter, when energized, draws approximately ten milliamperes from the station battery, regardless of tap setting.

OPERATING PRINCIPLES

LOGIC CIRCUIT

The functions of the Type SLA53J relay involve basic logic (AND, OR, and NOT) where the presence or absence of signals, rather than their magnitude, controls the operation. Signals are measured with respect to a reference bus accessible at TP1. In general, a signal below one VDC represents an OFF or LOGIC ZERO condition; an ON or LOGIC ONE is represented by a signal of approximately plus 15 VDC.

The symbols used on the internal connection diagram (Fig. 1) are explained by the legend shown in Fig. 4.

The matrix block connections shown in the internal connections of the SLA53J relay are prewired at the factory. The connections are shown on the associated overall logic and are listed on the associated option chart. A sample option chart for the Type SLA53J relay is shown in Fig. 5.

CONTACT CONVERTERS

The purpose of this function is to convert a contact operation into a signal that is compatible with the logic circuit of the Type SLA53J relay. These contact converters which are labeled CC1 through CC6 have a non-adjustable four millisecond pickup delay. Refer to the logic description for the particular scheme for information concerning the use of each contact converter.

DATA MONITORING POINTS

The Type SLA53J relay has provisions to provide data monitoring outputs. The data monitoring (DLA) points are selected on the matrix blocks and are listed on the option chart. Any matrix block points which are not being used for logic connections may be monitored. Key points in the logic have more than one matrix point to allow both logic and monitoring connections. A data logging amplifier (DLA) relay is used to translate these logic signals into usable outputs.

CHANNEL INTERFACE

The logic of the Type SLA53J relay includes contact interface between the relays in the scheme and the associated channel. The circuitry of the contact interface provides a signal path but maintains metallic isolation. This feature makes it possible to maintain isolation between the DC supply used for the relays and that employed by the channel.

SETTINGS

There are certain timers in the SLA53J that may require field adjustment. Refer to the logic description supplied with each scheme for the settings to be made on these timers.

CONSTRUCTION

The SLA53J relay is packaged in an enclosed metal case with hinged front covers and removable top cover. The outline and mounting dimensions of the case and the physical location of the components are shown in Fig. 3 and 2, respectively.

The SLA53J relay contains printed circuit cards identified by a code number, such as A102, T102, L104 where A designates auxiliary function, T designates time-delay function, and L designates logic function. The printed circuit cards plug in from the front of the unit. The sockets are marked with letter designations or "addresses" (D, E, F, etc.) which appear on the guide strips in front of each socket, on the component location drawing, on the internal connection diagram, and on the printed circuit card. The test points (TP1, TP2, etc.) shown on the internal connection diagram are connected to instrument jacks on a test card in position T or AT with TP1 at the top of the AT card. TP10 is tied to plus 15 VDC through a 1.5K resistor. This resistor limits the current when TP10 is used to supply a logic signal to a card.

Other logic options are selected by means of taper tip jumpers and matrix blocks. These matrix blocks are located in the rear of the unit as shown in Fig. 2. The green (G), red (R), black (B), orange (O), white (W), brown (BR), blue (BL) and violet (V) matrix blocks each have 20 points which are grouped in ten common points; 1 to 10 are tied to plus 15 VDC, 11 to 20 are tied to reference. Tools for inserting and removing the taper tip jumpers are supplied with each static terminal.

RECEIVING, HANDLING AND STORAGE

The SLA53J relay will normally be supplied as part of a static relay equipment, mounted in a rack or cabinet with other static relays and test equipment. Immediately upon receipt of a static relay equipment, it should be unpacked and examined for any damage sustained in transit. If injury or damage resulting from rough handling is evident, file a damage claim at once with the transportation company and promptly notify the nearest General Electric Sales Office.

Reasonable care should be exercised in unpacking the equipment. If the equipment is not to be installed immediately, it should be stored indoors in a location that is free from moisture, dust, metallic chips, and severe atmospheric contaminants.

Just prior to final installation the shipping support bolt should be removed from each side of all relay units, to facilitate possible future unit removal for maintenance. These shipping support bolts are approximately eight inches back from the relay front panel. Static relay equipment, when supplied in swing rack cabinets, should be securely anchored to the floor or to the shipping pallet to prevent the equipment from tipping over when the swing rack is opened.

TEST INSTRUCTIONS

CAUTION

THE LOGIC SYSTEM SIDE OF THE DC POWER SUPPLY USED WITH MOD III STATIC RELAY EQUIPMENT IS ISOLATED FROM GROUND. IT IS A DESIGN CHARACTERISTIC OF MOST ELECTRONIC INSTRUMENTS THAT ONE OF THE SIGNAL INPUT TERMINALS IS CONNECTED TO THE INSTRUMENT CHASSIS. IF THE INSTRUMENT USED TO TEST THE RELAY EQUIPMENT IS ISOLATED FROM GROUND, ITS CHASSIS MAY HAVE AN ELECTRICAL POTENTIAL WITH RESPECT TO GROUND. THE USE OF A TEST INSTRUMENT WITH A GROUNDED CHASSIS WILL NOT AFFECT THE TESTING OF THE EQUIPMENT. HOWEVER, A SECOND GROUND CONNECTION TO THE EQUIPMENT, SUCH AS A TEST LEAD INADVERTENTLY DROPPING AGAINST THE RELAY CASE, MAY CAUSE DAMAGE TO THE LOGIC CIRCUITRY. NO EXTERNAL TEST EQUIPMENT SHOULD BE LEFT CONNECTED TO THE STATIC RELAYS WHEN THEY ARE IN PROTECTIVE SERVICE, SINCE TEST EQUIPMENT GROUNDING REDUCES THE EFFECTIVENESS OF THE ISOLATION PROVIDED.

GENERAL

If the SLA53J relay that is to be tested is installed in an equipment which has already been connected to the power system, disconnect the trip outputs in the associated Type SLAT relay from the system.

The SLA53J relay is supplied from the factory either mounted in a static relay equipment or as a separate unit associated with measuring relays, a Type SSA power supply, and some form of channel equipment. All relay units for a given terminal of static relaying equipment are tested together at the factory, and each unit will have the same summary number stamped on its nameplate.

In general, when a time range is indicated on the internal connection diagram, the timer has been factory set at a mid-range value. Timers should be set for the operating or reset times indicated on the associated overall logic diagram. Where a time range is indicated on the overall logic diagram, the timer should be set for the value recommended for that function in the descriptive write-up accompanying the overall logic diagram. Where a setting depends upon conditions encountered on a specific application, this is so stated and the factors influencing the choice of setting are described. The procedure for checking and setting the timers is described in a later section.

OPERATIONAL CHECKS

Operation of the SLA53J unit can be checked by observing the signals at the twenty test points (TP1 to TP20), or by observing the output functions in the associated Type SLAT tripping relay. The test points are located on two test cards in positions T and AT and are numbered 1 to 20 from top to bottom. TP1 is the reference bus for the logic circuit; TP10 is at plus 15 VDC, and TP2 is at minus 15 VDC. The remaining points are located at various strategic points throughout the logic as shown on the internal connection diagram (Fig. 1). Test point voltages can be monitored with a portable high impedance voltmeter, the voltmeter on the test panel of the associated equipment, or an oscilloscope.

TEST CARD ADAPTER

The test card adapter provides a convenient means of gaining access to any pin of a particular card. Detailed information on the use of the test adapter card is included in the card instruction book, GEK-34158.

TIMER ADJUSTMENTS AND TESTS

When the time-delay cards are to be adjusted or checked, an oscilloscope that can display two traces simultaneously and that has a calibrated sweep should be used.

In order to test the timer cards it is necessary to remove the card previous to the timer (see Table I) and to place the timer card in a card adapter. The card adapter allows access to the input and output of the timer if they are not brought out on test points. The timer test circuit is shown in Fig. 6. Opening the normally closed contact causes the output to step up to plus 15 VDC after the pickup delay of the timer. To increase the pickup time, turn the upper potentiometer on the timer card clockwise; to decrease the time, turn it counterclockwise. Closing the contact causes the timer output to drop out after the reset time-delay setting of the card. If the timer card is provided with a variable reset relay, it can be adjusted by the lower potentiometer on the timer card (clockwise increases reset time).

TABLE I

TIMER UNDER TEST	POSITION	REMOVE CARD IN POSITION				
TL1 T118 (1-8/10-80) TL2 T104 (100-2000/0) TL3 T104 (100-200/0) TL4 T142 (20-200/20-200) TL5 T103 (2-16/0) TL6 T102 (10-80/10-80) TL7 T118 (1-8/10-80) TL8 (P/32-250) TL9 T102 (10-80/10-80)	AC J L S AM M AA B R	K ** F ** ** ** AR				

^{**}Refer to scheme logic diagram and Fig. 1 to determine card to remove.

CONTACT CONVERTER TESTS

Operation of the contact converters can be checked by placing the contact converter card in a card adapter, after checking that the voltage tap selected agrees with the station battery voltage. Connect the station direct current through a switch to the appropriate pair of terminals of the terminal strip, AH, mounted on the rear of the relay. The terminal numbers and polarity of connections for each of the contact converters are shown in the internal connection diagram, Fig. 1. Output of the contact converter card may be monitored between pin 8 and pin 1 (reference) on the card adapter with either a scope or meter. Closure of the switch in the test source will provide a plus 15 VDC signal at pin 8 of the card adapter.

OVERALL EQUIPMENT TESTS

After the SLA53J relay and the associated static relay units have been individually calibrated and tested for the desired settings, a series of overall operating circuit checks is advisable.

The elementary, overall logic, and logic description for the specific job will be useful for determining the overall operation of the scheme.

Overall equipment tests can be performed by applying alternating currents and voltages to the measuring units as specified in the instruction book for the measuring units and checking that proper outputs are obtained from the associated SLAT when the measuring units operate.

MAINTENANCE

PERIODIC TESTS

It should be sufficient to check the outputs produced at test points in the SLA53J when periodic calibration tests are made on the associated measuring units, for example, the phase and ground relays in the line relaying scheme. No separate periodic tests on the relay should be required.

TROUBLESHOOTING

In any troubleshooting of equipment, it should first be established which unit is functioning incorrectly. The overall logic diagram supplied with the equipment shows the combined logic of the complete equipment and the various test points in each unit. By signal tracing, using the overall logic diagram and the various test points, it should be possible to quickly isolate the trouble.

SPARE PARTS

To minimize possible outage time, it is recommended that one spare card of each type be carried in stock. It is possible to replace damaged or defective components on the printed circuit cards, but great care should be taken in soldering so as not to damage or bridge-over the printed circuit buses, or overheat the semiconductor components. The repaired area should be recovered with a suitable high-dielectric plastic coating to prevent possible breakdowns across the printed buses due to moisture and dust. The wiring diagrams for the cards in the SLA53J relay are included in the card book, GEK-34158.




Fig. 1 (0145D8620-0) Internal Connections for the Type SLA53J Relay





Fig. 1 (0145D8620-0) Internal Connections for the Type SLA53J Relay






Fig. 2 (0285A5893-0) Component Location Diagram for the Type SLA53J Relay




Fig. 3 (0227A2037-0) Outline and Mounting Dimensions





Fig. 4 (0227A2047-1) Logic and Internal Connection Diagram Legend

THE FOLLOWING ARE FACTORY CONNECTIONS MADE AT THE MATRIX BLOCKS												
INSIDE OF THE SLA RELAY ASSOCIATED WITH THIS EQUIPMENT.												
SYMBOLS LISTED: PL=RELAY INTERCONNECTING CABLE LEAD (5)=LOGIC FUNCTION CARD PIN NUMBER												
# =3-WAY CONNECTION												
= DLA MONITOR CONNECTION AVAILABLE BUT NOT USED												
ALL DIA LEADS NOT USED MUST BE INSULATED SEPERATELY (253)												
ALLDUA	LEADS	NOT USE	D. MUST	BE INSUL	ATED 3	EPERAT	ELY U					
MATRIX JUMPI		LOGIC FU	NCTION	MATRIX JUMP	BLOCK	LOGIC FL	UNCTION					
FROM	TO	FROM	ТО	FROM	TO	FROM	ТО					
63	PL422	DZB		± 08	07	 	AND 9 (4)					
PL422	WIA	DLA	OR9(4)	BR7	PL425	ORBI	DLA					
64	PL423	MIB	DLA	PL425	BRIZ	DLA	OR27(3)					
PL423	DLA	DLA	OR9(3)	BLI 5	PL 426	G4	DLA					
± W2	G9	TL8(8)	0R6(4)	PL426	BR13	DLA	OR 27(4)					
+ W2	G 20	TL8(8)	PL77	#BRIT	BL16	OR27(8)	L9(3)					
W15	Y11	AND (3)	REF	± BR17	012	OR 27(8)	OR8(7)					
V3	BIO	TP9(B)	AND 15(2)	B17	B19	AND8 (8)	TL5(3)					
V 5	BL6	TP9(8)	TS39(3)	B20	BL5	17	T540(3)					
35	PL419	CCICS	DLA	WIT	WI	NOTIG	TLB(3)					
PL419	04	DLA	TL6 (3)	WS	e w	OR14(8)	NOT 1 (3)					
86	<u> 87</u>	CCS(11)	OR15(4)	BIW	MID	OR5(8)	ANDIGG					
± V19	BLB	AND J(B)	DR34(4)	# BR19	BII	AND16(9)	ANDIS(7)					
# 119	014	AND 7(8)	OR 205	± BR19	BLY	AND16(9)	L1 (S)					
B9	PL424	AND 7 (B)	<u>مرم</u>	BR4	BRI	AND 316)	AND SI (S)					
PL424	BC19	DLA	L7(4)	DBR4	RIS	AND SIG	OR31(8)					
PL412	V7	DLA	TL2(3)	BR4	BL18	AND 316	T537(3)					
BR20	PL 412	ANDI (B)	DLA	RIG	PL 420	OR31(8)	DLA					
RII	PL413	AND 2(9)	DLA	PL 4-20	017	DLA	L8 6					
PL413	000 316	DLA	(2 (G)	BIZ	Y1	ANDISIO						
GI	B15	OR 9 (8)	AND 2 (2)	W3	Y2	AND 3(3)	+150					
RI	BL13	CC3(14)	OR17 (2)	<u>W4</u>	<u> 73</u>	AND 4(2)						
R2	PL414		L4 (4)	VII 06	<u> </u>	ANDII (3)						
PL414	38	AND 3(8)			Y 5	AND 22(6)						
R4	PL415	DLA AND4(9)	TL3(3)	09	Y12	AND 9 (5)	REF					
we	01		AND 8(2)	VIB	YIA	OR11 (6)	REF					
29	019	AND ICA	L1 (4)	VIS	Y15	ORZI(T)	REF REF					
R3	BLI	AND4(9)	L5(6)	750	716	OR21(2)						
		ANDE		03	+RIS	TL5 (8)	COM POINT					
R6	PL418	TLZ (B)	DLA	BR14	#RIS	OR 27(5)	COM. POINT					
R5	414	TL2(8)	OR16(6)	R16	PL416	COM. POINT	DLA					
				PL4-16	BUZ	DLA	L6(3)					
R8	PL417	TL3(8)	DUA	B13	VIZ.		OR10(3)					
RT	VIS	TL3(8)	OR16(7)									
±08	016	OR16	L3(2)									

Fig. 5 (0227A2050-0, Sh. 253) Ssmple Option Chart



* THE 15VDC SIGNAL AT FIN 10 HAS A CURRENT LIMITING RESISTOR MOUNTED ON THE TEST CARD.

Fig. 6 (0246A7987-0) Logic Timer Test Circuit