



**INSTRUCTIONS**

**GEK-86077**

---

***SOLID STATE AUXILIARY LOGIC RELAY  
FOR TRANSMISSION LINE PROTECTION  
TYPE SLA51X***

---

**GENERAL  ELECTRIC**

CONTENTS

	<u>PAGE</u>
<b>DESCRIPTION</b> .....	3
<b>APPLICATION</b> .....	3
<b>RATINGS</b> .....	4
<b>BURDENS</b> .....	4
<b>OPERATING PRINCIPLES</b> .....	4
LOGIC CIRCUIT .....	4
CONTACT CONVERTERS .....	4
DATA MONITORING POINTS .....	5
CHANNEL INTERFACE .....	5
<b>SETTINGS</b> .....	5
<b>CONSTRUCTION</b> .....	5
<b>RECEIVING, HANDLING AND STORAGE</b> .....	6
<b>INSTALLATION TESTS</b> .....	6
CAUTION .....	6
GENERAL .....	6
OPERATIONAL CHECKS .....	7
TEST CARD ADAPTER .....	7
TIMER ADJUSTMENTS AND TESTS .....	7
CONTACT CONVERTER TESTS .....	8
ISOLATION INTERFACE TESTS .....	8
OVERALL EQUIPMENT TESTS .....	9
<b>MAINTENANCE</b> .....	9
PERIODIC TESTS .....	9
TROUBLESHOOTING .....	9
SPARE PARTS .....	9

**SOLID STATE AUXILIARY LOGIC RELAY  
FOR TRANSMISSION LINE PROTECTION**

**TYPE SLA51X**

**DESCRIPTION**

The Type SLA51X relay is an auxiliary logic relay designed to be used in a directional comparison ON-OFF carrier scheme. The relay contains the necessary logic to interpret output signals from associated measuring functions and translate them to an appropriate auxiliary output and tripping relay. In addition to the SLA51X relay, appropriate ground and phase relays, plus a power supply and auxiliary tripping relay, are required to complete a particular relaying scheme.

The Type SLA51X relay is packaged in a four-rack unit enclosed metal case. The relay is suitable for mounting in a 19-inch rack, and the mounting and outline dimensions are shown in Figure 3. Internal connections for the SLA51X relay are shown in Figure 1, and the component and card locations are shown in Figure 2.

**APPLICATION**

The SLA51X relay is designed to operate in conjunction with appropriate phase and ground relays in a directional comparison ON-OFF blocking scheme, using a Type CS26C power line carrier as the pilot channel. The SLA51X includes circuits to accommodate the use of first and second zone phase and ground distance back-up protection with the blocking directional comparison scheme. An isolation interface provides the interconnection between the SLA51X logic and the transmitter and receiver of the pilot channel.

Protection features required in a relaying scheme often vary from scheme to scheme, and it is sometimes desirable to provide certain features initially with the scheme or to provide features so that they may be added at a later date in the field. To this end, the SLA51X design has incorporated circuit flexibility to permit implementation of certain optional features.

For the specific options and the logic arrangement supplied with a particular scheme, refer to the logic diagram and logic descriptive write-up supplied with that scheme. If it is desired to make logic changes at a later date, the diagrams and instruction books supplied with a particular scheme should be studied to determine the means for implementing the changes. If further assistance is required after studying the diagrams, contact the nearest General Electric District Sales Office.

Various points in the logic can be monitored by providing jumpers from any of the available matrix points to plug 411 located on the rear of the SLA51X relay.

*These instructions do not purport to cover all details or variations in equipment nor to provide for every possible contingency to be met in connection with installation, operation or maintenance. Should further information be desired or should particular problems arise which are not covered sufficiently for the purchaser's purposes, the matter should be referred to the General Electric Company.*

*To the extent required the products described herein meet applicable ANSI, IEEE and NEMA standards; but no such assurance is given with respect to local codes and ordinances because they vary greatly.*

This option is further described in the paragraph, DATA MONITORING POINTS, under the section headed OPERATING PRINCIPLES.

### RATINGS

The Type SLA51X relay is designed for use in an environment where the air temperature outside the relay case does not fall below minus 20°C or exceed plus 65°C.

The Type SLA51X relay requires a plus and minus 15 volt DC power source which can be obtained from a Type SSA power supply.

Each contact converter in this relay has a link for selecting the proper voltage for the coil circuit of the contact converter. The three possible voltages are 48, 125 and 250 volts DC.

### BURDENS

The SLA51X relay presents a maximum burden of 400 milliamperes to the plus 15 volt DC supply of the Type SSA power supply.

Each contact converter, when energized, will draw approximately ten milliamperes from the station battery, regardless of tap setting.

### OPERATING PRINCIPLES

#### LOGIC CIRCUITS

The functions of the Type SLA51X involve basic logic (AND, OR, and NOT) where the presence or absence of signals, rather than their magnitude, controls the operation. Signals are measured with respect to a reference bus accessible at TP1. In general, a signal below one VDC represents an OFF or LOGIC ZERO condition; an ON or LOGIC ONE condition is represented by a signal of approximately plus 15 volts DC.

The symbols used on the internal connection diagram (Figure 1) are explained by the legend shown in Figure 4.

The matrix block options shown on the internal connections diagram of the SLA51X are provided at the factory. These connections are shown on the associated overall logic diagram, and are listed on the associated option chart. A sample option chart for the Type SLA51X relay is shown in Figure 5.

#### CONTACT CONVERTERS

The purpose of this function is to convert a contact operation into a signal that is compatible with the logic circuitry of the relay. These contact converters, labeled CC1 through CC6, have a non-adjustable four millisecond pickup delay. Refer to the logic description for the particular scheme for information concerning the use of each contact converter.

## DATA MONITORING POINTS

The Type SLA51X relay has provision for data monitoring outputs. The data monitoring (DLA) points are selected on the matrix blocks and are listed on the option chart. Any matrix block points which are not used for logic connections may be monitored. Key points in the logic have more than one matrix point to allow both logic and monitoring connections. A data logging amplifier (Type DLA) relay is used to translate the logic signals into usable outputs.

## CHANNEL INTERFACE

The logic of the Type SLA51X relay includes an isolation interface (Figure 6) between the relays in the scheme and the associated channel. The circuitry of the isolation interface provides a signal path but maintains metallic isolation. This feature makes it possible to maintain isolation between the DC supply used for the relays and that employed by the channel.

When pins 9 and 10 are both connected to relay reference, a metallically separate positive logic signal appears at pin 11 with respect to pin 12. The output from the isolation interface is a five volt DC, 20 milliampere signal.

## **SETTINGS**

There are certain timers in the SLA51X relay that may require field adjustment. Refer to the logic description supplied with each scheme for the settings to be made on these timers.

## **CONSTRUCTION**

The SLA51X relay is packaged in an enclosed metal case with a hinged front cover and a removable top cover. The outline and mounting dimensions of the case and the physical location of the components are shown in Figure 3 and 2, respectively.

The SLA51X relay contains printed circuit cards identified by a code number, such as A102, T102, L104; where A designates auxiliary function, T designates time-delay function, and L designates logic function. The printed circuit cards plug in from the front of the unit. The sockets are marked with letter designations or "addresses" (D, E, F, etc.) which appear on the guide strips in front of each socket, on the component location drawing, on the unit internal connection diagram, and on the printed circuit card. The test points (TP1, TP2, etc.) shown on the internal connection diagram are connected to instrument jacks on a test card in position T or AT with TP1 at the top of the AT card. TP10 is tied to plus 15 volts DC through a 1.5K resistor. This resistor limits the current when TP10 is used to supply a logic signal to a card.

Other logic options are selected by means of taper tip jumpers and matrix blocks. These matrix blocks are located in the rear of the unit as shown in Figure 2. The green (G), red (R), black (B), orange (OR), white (W), and violet (V) matrix blocks have 20 individual matrix points. The yellow (Y) block has 20 points, which

are grouped in ten common points; 1 to 10 are tied to plus 15 volts DC, 11 to 20 are tied to reference. Tools for inserting and removing taper tip jumpers are supplied with each relay.

### RECEIVING, HANDLING AND STORAGE

These relays will normally be supplied as part of a static relay equipment, mounted in a rack or cabinet with other static relays and test equipment. Immediately upon receipt of a static relay equipment, it should be unpacked and examined for any damage sustained in transit. If damage resulting from rough handling is evident, file a damage claim at once with the transportation company and promptly notify the nearest General Electric Sales Office.

Reasonable care should be exercised in unpacking the equipment. If the equipment is not to be installed immediately, it should be stored indoors in a location that is free from moisture, dust, metallic chips, and severe atmospheric contaminants.

Just prior to final installation the shipping support bolt should be removed from each side of all relay units, to facilitate possible future unit removal for maintenance. These shipping support bolts are approximately eight inches back from the relay front panel. STATIC RELAY EQUIPMENT, WHEN SUPPLIED IN SWING RACK CABINETS, SHOULD BE SECURELY ANCHORED TO THE FLOOR OR TO THE SHIPPING PALLET TO PREVENT THE EQUIPMENT FROM TIPPING OVER WHEN THE SWING RACK IS OPENED.

### INSTALLATION TESTS

#### CAUTION

THE LOGIC SYSTEM SIDE OF THE DC POWER SUPPLY USED WITH MOD III STATIC RELAY EQUIPMENT IS ISOLATED FROM GROUND. IT IS A DESIGN CHARACTERISTIC OF MOST ELECTRONIC INSTRUMENTS THAT ONE OF THE SIGNAL INPUT TERMINALS IS CONNECTED TO THE INSTRUMENT CHASSIS. IF THE INSTRUMENT USED TO TEST THE RELAY EQUIPMENT IS ISOLATED FROM GROUND, ITS CHASSIS MAY HAVE AN ELECTRICAL POTENTIAL WITH RESPECT TO GROUND. THE USE OF A TEST INSTRUMENT WITH A GROUNDED CHASSIS WILL NOT AFFECT THE TESTING OF THE EQUIPMENT. HOWEVER, A SECOND GROUND CONNECTION TO THE EQUIPMENT, SUCH AS A TEST LEAD INADVERTENTLY DROPPING AGAINST THE RELAY CASE, MAY CAUSE DAMAGE TO THE LOGIC CIRCUITRY. NO EXTERNAL TEST EQUIPMENT SHOULD BE LEFT CONNECTED TO THE STATIC RELAYS WHEN THEY ARE IN PROTECTIVE SERVICE, SINCE TEST EQUIPMENT GROUNDING REDUCES THE EFFECTIVENESS OF THE ISOLATION PROVIDED.

#### GENERAL

If the SLA51X relay that is to be tested is installed in an equipment which has already been connected to the power system, disconnect the outputs in the associated Type SLAT relay from the system.

The SLA51X relay is supplied from the factory either mounted in a static relay equipment or as a separate unit associated with measuring relays, a Type SSA power supply, and some form of channel equipment. All relay units for a given terminal of static relaying equipment are tested together at the factory, and each unit will have the same summary number stamped on its nameplate.

In general, when a time range is indicated on the internal connection diagram, the timer has been factory set at a mid-range value. Timers should be set for the operating or reset times indicated on the associated overall logic diagram. Where a time range is indicated on the overall logic diagram, the timer should be set for the value recommended for that function in the descriptive write-up accompanying the overall logic diagram. Where a setting depends upon conditions encountered on a specific application, this is so stated and the factors influencing the choice of setting are described. The procedure for checking and setting the timers is described in a later section.

### OPERATIONAL CHECKS

Operation of the SLA51X unit can be checked by observing the signals at the twenty test points (TP1 to TP20) in the SLA51X, or by observing the output functions in the associated Type SLAT tripping relay. The test points are located on two test cards in positions T and AT, and are numbered 1 to 20 from top to bottom. TP1 is the reference bus for the logic circuit; TP10 is at plus 15 volts DC and TP2 is at minus 15 volts DC. The remaining points are located at various strategic points throughout the logic as shown on the internal connection diagram (Figure 1). Test point voltages can be monitored with a portable high impedance voltmeter, the voltmeter on the test panel of the associated equipment, or an oscilloscope.

### TEST CARD ADAPTER

The test card adapter provides a convenient means of gaining access to any pin of a particular card. Detailed information on the use of the test adapter card is included in the printed circuit card instruction book, GEK-34158.

### TIMER ADJUSTMENTS AND TESTS

When the time-delay cards are to be adjusted or checked, an oscilloscope that can display two traces simultaneously, and that has a calibrated horizontal sweep, should be used.

In order to test the timer cards it is necessary to remove the card previous to the timer (see Table I) and to place the timer card in a card adapter. The card adapter allows access to the input and output of the timer if they are not brought out on test points. The timer test circuit is shown in Figure 7. Opening the normally closed contact causes the output to step up to plus 15 volts DC after the pickup delay of the timer. To increase the pickup time, turn the upper potentiometer on the timer card clockwise; to decrease the time, turn it counterclockwise. Closing the contact causes the timer output to drop out after the reset time-delay setting of the card. If the timer card is provided with a variable reset delay, it can be adjusted by the lower potentiometer on the timer card (clockwise increases reset time).

TABLE I

TIMER UNDER TEST'	POSITION	REMOVE CARD IN POSITION
TL1, T122 (10-80/10-80)	R	P
TL2, T111, (1-8/0)	AH	**
TL3, T118 (1-8/10-80)	G	H
TL4, T102, (10-80/10-80)	L	**
TL5, T104 (0.1-2 SEC/0)	AF	**
TL6, T104 (0.1-2 SEC/0)	AG	**
TL7, T104 (0.1-2 SEC/0)	AD	**
TL8, T118 (1-8/10-80)	N	AM

\*\* Refer to scheme logic diagram and Figure 1 to determine card to remove.

CONTACT CONVERTER TESTS

Operation of the contact converters can be checked by placing the contact converter card in a card adapter, after checking that the voltage tap selected agrees with the station battery voltage. Connect the station direct current through a switch to the appropriate pair of terminals of the terminal strip, AH or AJ, mounted on the rear of the relay. The terminal numbers and polarity of connections for each of the contact converters are shown in the internal connection diagram, Figure 1. Output of the contact converter card may be monitored between pins 8 or 9 and pin 1 (reference) on the card adapter with either a scope or meter. Closure of the switch in the test source will provide a plus 15 volt DC signal at pin 8 or pin 9 of the card adapter.

ISOLATION INTERFACE TESTS

Operation of the three functions (received carrier, transmitter control, and transmitter auxiliary stop) of the isolation interface can be checked without direct connections to the subassembly. External test connections are made to the pins of the C111 socket mounted on the rear of the unit, see Figure 1. Logic circuit test connections are made at the socket pins of the channel control card in position C.

Received carrier operation test connections are shown in Figure 8A. Do not remove the channel control card in position C for this test. Closure of the normally open contact will simulate a received carrier signal and the scope display will go from a LOGIC ZERO to a LOGIC ONE.

For the transmitter control and transmitter auxiliary stop checks, remove the channel control card, C, from its socket and replace it with a test card adapter and test card to gain access to the C socket pins. Transmitter control test connections are shown in Figure 8B. The test contact in the open position simulates a LOGIC ONE condition which holds off the transmitter control output of the isolation interface. Closure of the normally open contact generates a LOGIC ZERO condition, initiating a transmitter control output producing a five to six volt DC signal across the output loading resistor. The transmitter auxiliary stop function can be tested in a



similar manner using the test connections of Figure 8C, and the output again will provide a five to six volt DC signal across the output loading resistor.

### OVERALL EQUIPMENT TESTS

After the SLA51X relay and the associated static relay units have been individually calibrated and tested for the desired settings, a series of overall operating circuit checks is advisable.

The elementary, overall logic and logic description for the specific job will be useful for determining the overall operation of the scheme.

Overall equipment tests can be performed by applying alternating current and voltages to the measuring units as specified in the instruction book for the measuring units and checking that proper outputs are obtained from the associated SLAT when measuring units operate.

## **MAINTENANCE**

### PERIODIC TESTS

It should be sufficient to check the outputs produced at test points in the SLA51X when periodic calibration tests are made on the associated measuring units, for example, the phase and ground relays in line-relaying scheme. No separate periodic tests on the SLA51X itself should be required.

### TROUBLESHOOTING

In any troubleshooting of equipment, it should first be established which unit is functioning incorrectly. The overall logic diagram supplied with the equipment shows the combined logic of the complete equipment and the various test points in each unit. By signal tracing, using the overall logic diagram and the various test points, it should be possible to quickly isolate the trouble.

### SPARE PARTS

To minimize possible outage time, it is recommended that a complete maintenance program should include the stocking of at least one spare card of each type. It is possible to replace damaged or defective components on the printed circuit cards, but great care should be taken in soldering so as not to damage or bridge-over the printed circuit buses, or overheat the semiconductor components. The repaired area should be recovered with a suitable high-dielectric plastic coating to prevent possible breakdowns across the printed buses due to moisture and dust. The wiring diagrams for the cards in the SLA51X relay are included in the printed circuit card instruction book, GEK-34158.





Figure 1 (0145D9099-0) Internal Connection Diagram for the SLA51X Relay



\* OPTIONAL CARDS




Figure 2 (0285A7199-0) Component Location Diagram for the SLA51X Relay




Figure 3 (0227A2037-0) Outline and Mounting Dimensions for the SLA51X Relay




FIG. 2

Figure 4 (0227A2047-1) Logic And Internal Connection Diagram Legend

THE FOLLOWING ARE FACTORY CONNECTIONS MADE AT THE MATRIX BLOCKS INSIDE OF THE SLA RELAY ASSOCIATED WITH THIS EQUIPMENT.  
 SYMBOLS LISTED: PL=RELAY INTERCONNECTING CABLE LEAD  
 (5)=LOGIC FUNCTION CARD PIN NUMBER  
 ‡=3-WAY CONNECTION  
 ✕=DLA MONITOR CONNECTION AVAILABLE BUT NOT USED

309

MATRIX BLOCK JUMPERS		LOGIC FUNCTION		MATRIX BLOCK JUMPERS		LOGIC FUNCTION	
FROM	TO	FROM	TO	FROM	TO	FROM	TO
R5	G10	PL78	NOT2(AJ5)	‡G4	B14	CC1(Ac8)	OR13(J5)
V2	G15	OR2(AK9)	OR7(AL4)	‡G4	B10	CC1(Ac8)	OR15(D3)
‡Y11	G16	REF	OR17(AL5)	Y16	B13	REF.	OR13(J4)
‡Y11	R8	REF	OR17(AL6)	G5	B11	CC2(Ac9)	OR15(D5)
‡Y12	G14	REF	AND2(AK2)	V10	V12	OR11(E8)	PL124
‡Y12	G13	REF	AND1(AK5)	OR19	V14	PL130	AND9(G5)
G1	OR1	PL72	AND(K6)				
‡OR18	V8	OR7(M8)	OR12(D6)				
‡OR18	V17	OR7(M8)	AND16(H4)				
‡R15	OR6	AND1(AK8)	OR7(M3)				
‡R15	W18	AND1(AK8)	PL146				
G7	OR7	CC4(AB9)	OR7(M4)				
‡R16	OR8	AND2(AK9)	OR7(M5)				
‡R16	W20	AND2(AK9)	PL148				
V18	OR11	RECV(C7)	NOT4(M2)				
OR10	OR12	NOT4(M7)	TL7(AD3)				
OR15	B15	TL7(AD8)	TS1(A3)				
B19	W19	AND16(H8)	PL147				
G6	OR2	CC3(AB8)	AND8(K3)				
V11	V13	OR10(H9)	PL125				
G2	W5	OR16(AN8)	PL132				
B1	W8	OR14(F8)	PL135				
‡Y13	W9	REF	PL136				
‡Y13	W1	REF	PL122				
‡Y14	W3	REF	PL126				
‡Y14	W2	REF	PL123				
V15	OR20	G4	PL127				
‡R3	B4	PL77	OR8(F6)				
‡R3	W14	PL77	PL142				
‡R1	B5	PL74	OR8(F7)				
‡R1	B20	PL74	PL149				
‡Y15	B3	REF	OR8(F5)				
‡Y15	B6	REF	OR8(F2)				
G19	B12	AND5(K9)	OR13(J3)				
G20	B13	TL4(L8)	OR13(J4)				

Figure 5 (0227A2050-0, Sh. 309) Sample Option Chart for the SLA51X Relay






Figure 6 (0208A5504AJ-1) Isolation Interface Circuit




\* THE 15VDC SIGNAL AT PIN 10 HAS A CURRENT LIMITING RESISTOR MOUNTED ON THE TEST CARD.

Figure 7 (0246A7987-0) Logic Timer Test Circuits






A-RECEIVED CARRIER TEST CONNECTIONS



B-TRANSMITTER CONTROL TEST CONNECTIONS



C-TRANSMITTER AUXILIARY STOP TEST CONNECTIONS

Figure 8 (0257A6244-0) Isolation Interface Test Circuits

**GENERAL ELECTRIC COMPANY  
POWER SYSTEMS MANAGEMENT BUSINESS DEPT.  
MALVERN, PA 19355**

**GENERAL  ELECTRIC**