



INSTRUCTIONS

GEK-45480A

SUPERSEDES GEK-45480

STATIC OUTPUT AND TRIPPING UNIT

TYPE SLAT54F

POWER SYSTEMS MANAGEMENT DEPARTMENT

GENERAL  ELECTRIC

PHILADELPHIA, PA.

CONTENTS

	<u>PAGE</u>
DESCRIPTION.....	3
APPLICATION AND SETTINGS.....	3
RATINGS.....	3
BURDEN.....	3
FUNCTIONS.....	3
A. TRIP CIRCUIT.....	4
B. RI-1Ø RECLOSE INITIATE CIRCUIT.....	4
C. BFI BREAKER FAILURE INITIATE CIRCUITS.....	4
D. AUXILIARY REED RELAY OUTPUTS.....	4
E. CONTACT CONVERTERS.....	4
F. PHASE VOLTAGE LEVEL DETECTORS.....	4
TARGETS.....	4
LOGIC CIRCUITS.....	4
CONSTRUCTION.....	4
RECEIVING, HANDLING AND STORAGE.....	5
TEST INSTRUCTIONS.....	5
A. GENERAL.....	5
B. OPERATIONAL CHECKS.....	6
C. TEST CARD ADAPTER.....	6
D. TIMER ADJUSTMENTS AND TESTS.....	6
E. PHASE UNDERVOLTAGE DETECTORS.....	6
F. OVERALL EQUIPMENT TESTS.....	6
MAINTENANCE.....	7
A. PERIODIC TESTS.....	7
B. TROUBLE SHOOTING.....	7
C. SPARE PARTS.....	7

STATIC OUTPUT AND TRIPPING UNITTYPE SLAT54FDESCRIPTION

The SLAT54F is a static logic and output unit, intended for use in a single pole tripping and reclosing scheme. The SLAT54F is intended for use with other units, such as an SLYP positive distance unit, an SLCN negative sequence directional overcurrent unit, an SLS breaker pole selection unit, an SLA52 auxiliary logic unit, an SLAT54 output auxiliary unit, an SSA power supply, and a test panel. This group of units form a single or three pole tripping directional comparison scheme when used with appropriate channel facilities. The main purpose of the SLAT54F is to provide the additional logic and trip output required for a single pole tripping scheme over that required for a three pole tripping scheme.

APPLICATION AND SETTINGS

The SLAT54F is an integral part of an overall scheme and reference should be made to the overall logic diagram description for both application and setting information.

RATINGS

The Type SLAT54F relay is designed for use in an environment where the ambient temperature around the relay case is between -20°C and +65°C.

The Type SLAT54F relay requires a ± 15 VDC power source which can be obtained from a Type SSA50/51 power supply.

The tripping contacts will make and carry 3 amperes continuously or short time. The contacts will interrupt 100 VA resistive (35 VA inductive). Each has a series target.

The contacts of the telephone type relays will make and carry 3 amperes continuously; they will make and carry 30 amperes for one second. These contacts will interrupt up to 180 volt-amperes resistive (60 VA inductive).

The contacts of the BFI-A, BFI-B, and BFI-C reed relays will make and carry 3 amperes for tripping duty and are continuously rated for 3 amperes. The contacts will interrupt up to 100 volt amperes resistive (35 VA inductive).

The contacts of the reed relays that are used for RR51, RR52, RR53 and RR54 are rated for 10 volt-amperes. They will carry 0.5 ampere continuously.

Each contact converter in this relay has a link for selecting the proper voltage for the coil circuit of the contact converter. The available voltage taps are for 48, 125, or 250 VDC.

Refer to the unit nameplate for the trip circuit rating of a particular relay.

BURDEN

The SLAT54F relay presents a maximum burden to the Type SSA power supply of:

200 ma from the +15 VDC supply

200 ma from the -15 VDC supply

FUNCTIONS

Not all of these functions will be supplied on every unit. Refer to the unit nameplate or associate overall logic for the included functions.

These instructions do not purport to cover all details or variations in equipment nor to provide for every possible contingency to be met in connection with installation, operation or maintenance. Should further information be desired or should particular problems arise which are not covered sufficiently for the purchaser's purposes, the matter should be referred to the General Electric Company.

To the extent required the products herein meet applicable ANSI, IEEE and NEMA standards; but no such assurance is given with respect to local codes and ordinances because they vary greatly.

A. TRIP CIRCUIT

Two sets of trip contacts are provided, one for phase B and one for phase C. Each set consists of two electrically separate trip circuits. Each circuit is capable of carrying 3 amperes. These contacts operate within 2 ms of the time the associated coil is energized.

B. RI-10 RECLOSE INITIATE CIRCUIT

Two electrically separate normally open contacts are provided. These contacts close within 17 ms. from the time the associated coil is energized by the logic. The contacts open within 170 ms from the time the coil is deenergized. The RI-10 function uses a telephone type relay with contact ratings stated under RATINGS.

C. BFI BREAKER FAILURE INITIATE CIRCUITS

Three sets of contacts are provided, one set for each phase. Each set consists of two electrically separate, normally open contacts. These contacts close within 2 ms of the time the associated coil is energized by the logic. The contacts open within 2 ms of the time the coil is deenergized. The BFI functions use reed relays with contact ratings as stated under RATINGS.

D. AUXILIARY REED RELAY OUTPUTS

The usage of reed relays RR51, RR52, RR53 and RR54, is determined by the particular scheme in which the SLAT54F is employed. Each relay has one normally open contact whose rating is specified under RATINGS.

E. CONTACT CONVERTERS

The purpose of the contact converters (CC51, CC52, CC53) included in the Type SLAT54 relay is to convert a contact operation into a signal that is compatible with the relay logic. When the external contact is closed, a +15VDC signal is produced by the contact converter.

CC51 energizes the three pole trip bus.

The functions of CC52 and CC53 depend upon the scheme in which the relay is employed.

F. PHASE VOLTAGE LEVEL DETECTORS

Three single phase undervoltage detectors are provided.

TARGETS

Four electromechanical target coils are included, one in series with each trip contact. These targets operate on one ampere of trip current. The trip circuit resistance in the relay is 0.40 ohm.

LOGIC CIRCUITS

The functions included in the Type SLAT54F relay involve basic logical operations (AND, OR NOT) where the presence or absence of signals, rather than their magnitude, controls the operation. Signals are measured with respect to a reference bus accessible at TP1. In general, a signal below 1VDC represents an OFF or LOGIC ZERO condition; an ON or LOGIC ONE condition is represented by a signal of approximately +15VDC.

The symbols used on the internal connection diagram Figure 1 are explained by the legend shown in Figure 2.

The matrix blocks shown on the internal connections diagrams of the SLAT54F are connected by jumpers at the factory. These connections are used to implement the logic arrangement shown on the associated overall logic diagram. These matrix jumpers are listed on the associated options chart. A typical option chart for the Type SLAT54F relay is shown in Figure 3. Some of the matrix block connections may be customer options. These connections will then be shown as optional connections on the overall logic and must be selected by the user before the unit is placed in service.

CONSTRUCTION

The SLAT54F relay is packaged in an enclosed metal case with hinged front cover and removable top cover. The outline and mounting dimensions of the case and the physical location of the components are shown in Figures 4 and 5 respectively.

The SLAT54F relay contains printed circuit cards identified by a code number such as: A110, T114, L102 where A designated an auxiliary function, T designated a time delay function, and L designated a logical function. The printed circuit cards plug in from the front of the unit. The sockets are marked with letter designations or "addresses" (D,E,F, etc.) which appear on the guide strips in front of each circuit card. The test points (TP1, TP2, etc.) shown on the internal connection diagram are connected to instrument jacks on a test card in position T or AT with TP1 at the top of the AT card. TP1 and TP11 are tied to reference; TP10 and TP20 are tied to +15 VDC through a 1.5K resistor. This resistor limits the current when TP10 or TP20 is used to supply a logic signal to a card.

The SLAT54F relay receives its inputs from the associated Type SLA relay. These units are interconnected by ten conductor shielded cables. The sockets for these cables are located on the rear panel of the unit. The SLAT54F output functions are connected to 12 point terminal strips, which are also located on the rear of the unit.

A window is provided in the hinged cover of the relay to allow the mechanical targets to be seen. A push button is also provided to reset the EM targets without opening the cover.

Logic options in the SLAT54F relay are selectable by means of jumper wires with taper tip pins on each end which are used to interconnect the matrix block points. These matrix blocks are located in the rear of the unit as shown in Figure 5. The top cover of the relay must be removed to make the blocks accessible. The taper tip jumpers should be inserted and removed using the special tools which are supplied with each equipment. The green (G), black (B), white (W), violet (V) orange (O), and brown (BR) matrix blocks have 20 individual matrix points. The red (R) block has 20 points which are grouped in 10 pairs. The yellow (Y) block has 20 points which are grouped in 2 sets of 10 common points; Y1 to Y10 are connected to +15 VDC, Y11 to Y20 are connected to reference.

RECEIVING, HANDLING AND STORAGE

This relay will normally be supplied as a part of a static relay equipment, mounted in a rack or cabinet with other static relays and test equipment. Immediately upon receipt of a static relay equipment, it should be unpacked and examined for any damage sustained in transit. If injury or damage resulting from rough handling is evident, file a damage claim at once with the transportation company and promptly notify the nearest General Electric Sales Office.

Reasonable care should be exercised in unpacking the equipment. If the equipment is not to be installed immediately, it should be stored indoors in a location that is free from moisture, dust, metallic chips, and severe atmospheric contaminants.

Just prior to final installation the shipping support bolt should be removed from each side of all relay units, to facilitate possible future unit removal for maintenance. These shipping support bolts are approximately 8 inches back from the relay front panel. Static relay equipment, when supplied in a swing rack cabinets, should be securely anchored to the floor or to the shipping pallet to prevent the equipment from tipping over when the swing rack is opened.

TEST INSTRUCTIONS

If the SLAT54F relay that is to be tested is installed in an equipment which has already been connected to the power system, disconnect the outputs to the system.

CAUTION

THE LOGIC SYSTEM SIDE OF THE DC POWER SUPPLY USED WITH MOD III STATIC RELAY EQUIPMENT IS ISOLATED FROM GROUND. IT IS A DESIGN CHARACTERISTIC OF MOST ELECTRONIC INSTRUMENTS THAT ONE OF THE SIGNAL INPUT TERMINALS IS CONNECTED TO INSTRUMENT CHASSIS. IF THE INSTRUMENT USED TO TEST THE RELAY EQUIPMENT IS ISOLATED FROM GROUND, ITS CHASSIS MAY HAVE AN ELECTRICAL POTENTIAL WITH RESPECT TO GROUND. THE USE OF A TEST INSTRUMENT WITH A GROUNDED CHASSIS WILL NOT AFFECT THE TESTING OF THE EQUIPMENT. A SECOND GROUND CONNECTION TO THE EQUIPMENT, SUCH AS A TEST LEAD INADVERTENTLY DROPPING AGAINST THE RELAY CASE, MAY CAUSE DAMAGE TO THE LOGIC CIRCUITRY. NO EXTERNAL TEST EQUIPMENT SHOULD BE LEFT CONNECTED TO THE STATIC RELAYS WHEN THEY ARE IN PROTECTIVE SERVICE, SINCE TEST EQUIPMENT GROUNDING REDUCES THE EFFECTIVENESS OF THE INSULATION PROVIDED.

A. GENERAL

The SLAT54F relay is supplied from the factory either mounted in a static relay equipment or as a separate unit associated with measuring relays, a Type SSA power supply, and some form of channel equipment. All relay units for a given terminal of static relaying equipment are tested together at the factory, and each unit will have the same summary number stamped on its nameplate.

Timers should be set for the operating on reset times indicated on the associated overall logic diagram. Where a time range is indicated on the overall logic diagram, the timer should be set for the value recommended for that function in the descriptive writeup accompanying the overall logic diagram. Where a setting depends upon conditions encountered on a specific application, this is so stated and the factors influencing the choice of setting are described. The procedure for checking and setting the timers is described in a later section.

B. OPERATIONAL CHECKS

Operation of the SLAT54F unit can be checked by observing the signals at the twenty test points (TP1 to TP20) in the SLAT54F by observing the operation of the associated channel equipment, or by observing the output functions. The test points are located on two test cards in positions T and AT, and are numbered 1 to 20 from top to bottom. TP1 is the reference bus for the logic circuit, TP10 is at +15 VDC. The remaining points are located at various strategic points throughout the logic as shown on the internal connection diagram Figure 1. Test points voltages can be monitored with a portable high impedance voltmeter, the voltmeter on the test panel of the associated equipment, or an oscilloscope.

Operation of any logic function may be checked by supplying the correct inputs to the card. This is accomplished by placing the card under test in a card extender, removing the cards which normally supply the input signals, and then connecting the card inputs to either TP10 or TP1. An output should be produced when the proper combination of inputs is supplied to the card.

C. TEST CARD ADAPTER

The test card adapter provides a convenient means of gaining access to any pin of a particular card. Detailed information on the use of the test adapter card is included in the card instruction book GEK-34158.

D. TIMER ADJUSTMENTS AND TESTS

When the time delay cards are to be adjusted or checked, an oscilloscope that can display two traces simultaneously and that has a calibrated horizontal sweep should be used.

In order to test the timer cards it is necessary to remove the card which supplied the input to the timer and to place the timer card in a card adapter. The card adapter allows access to the input and output of the timer if they are not brought out on test points. The timer test circuit is shown on Fig. 6. Opening the N.C. contact causes the output to step up to +15 VDC after the pickup delay of the timer. To increase the pickup time, turn the upper potentiometer on the timer card clockwise; to decrease the time turn it counterclockwise. Closing the contact causes the timer output to drop out after the reset time delay setting of the card. If the timer card is provided with a variable reset delay, it can be adjusted by the lower potentiometer on the timer card (CW increases reset time).

E. PHASE UNDERVOLTAGE DETECTORS

The operation of the phase undervoltage detectors may be checked using the test circuit of Fig. 7. Use the following test procedure.

- 1) Set the applied voltage for 40 VRMS. Use connections of Table 1 and check for +15 VDC output.
- 2) Set the applied voltage for 15 VRMS. Use the connections of Table 1 and check for less than 1 VDC output.

TABLE 1

	A	B	OUTPUT
ØA	AL10	AM10	W7
ØB	AL11	AM11	W9
ØC	AL12	AM12	W11

F. OVERALL EQUIPMENT TESTS

After the SLAT54F relay and the associated static relay units have been individually calibrated and tested for the desired settings, a series of overall operating circuit checks is advisable.

The elementary overall logic, and logic description for the specific job will be useful for determining the overall operation of the scheme.

Overall equipment tests can be performed by applying AC current and voltages to the measuring units as specified in the instruction book for the measuring units and checking that proper outputs are obtained when the measuring units operate.

MAINTENANCE

A. PERIODIC TESTS

It should be sufficient to check the outputs produced at test points in the SLAT54F where periodic calibration tests are made on the associated measuring units, for example, the phase and ground relays in line relaying scheme. No separate periodic tests on the SLAT54F itself should be required.

B. TROUBLE SHOOTING

In any trouble shooting of equipment, it should first be established which unit is functioning incorrectly. The overall logic diagram supplied with the equipment shows the combined logic of the complete equipment and the various test points in each unit. By signal tracing, using the overall logic diagram and the various test points, it should be possible to quickly isolate the trouble.

A test adapter card is supplied with each static relay equipment to supplement the prewired test points on the test cards. Use of the adapter card is described in the card instruction book GEK-34158.

A dual-trace oscilloscope is a valuable aid to detailed trouble shooting, since it can be used to determine phase shift, operate and reset times as well as input and output levels. A portable dual-trace oscilloscope with a calibrated sweep and trigger facility is recommended.

C. SPARE PARTS

To minimize possible outage time, it is recommended that a complete maintenance program should include the stocking of at least one spare card of each type. It is possible to replace damaged or defective components on the printed circuit cards, but great care should be taken in soldering so as not to damage or bridge-over the printed circuit busses, or overheat the semi-conductor components. The required area should be recovered with a suitable high-dielectric plastic coating to prevent possible breakdowns across the printed busses due to moisture and dust. The wiring diagrams for the cards in the SLAT54F relay are included in the card book GEK-34158.






Fig. 1 (0136D3467-1) Internal Connect

NOTES:

1. FOR MATRIX CONNECTIONS SUPPLIED ON A PARTICULAR EQUIPMENT, REFER TO THE OVERALL LOGIC DIAGRAM
2. "R" REPRESENTS RED MATRIX BLOCK
 "Y" " " YELLOW " "
 "G" " " GREEN " "
 "W" " " WHITE " "
 "B" " " BLACK " "

DLA PLUG :11
 412-416 SINGLE TAPER PIN LEAD
 417-419 TWO TAPER PIN LEADS



on Diagram for the Type SLAT54F Relay




Fig. 2 (0227A2047-0) Internal Connection Diagram Legend




Fig. 4 (0227A2037-0) Outline and Mounting Dimensions for the SLAT54F Relay







Fig. 5. (0247A8500-1) Components and Card Locations for the SLAT54F Relay



* THE 15VDC SIGNAL AT RIM 10 HAS A CURRENT LIMITING RESISTOR MOUNTED ON THE TEST CARD.

Fig. 6 (0246A7987-0) Logic Timer Test Circuit



PHASE UNDER TEST	CONNECTIONS		MEASURE OUTPUT
	A	B	
A	AL10	AM10	W 7 *
B	AL11	AM11	W 9 *
C	AL12	AM12	W 11 *

* USE OPTION CHART TO DETERMINE TO WHICH CARD INPUTS THESE MATRIX POINTS ARE CONNECTED. OUTPUT MAY BE MEASURED AT CARD INPUT PIN.

+ LOCATED ON REAR OF SLAT 54B UNIT.

Fig. 7 (0257A8704-0) Phase Voltage Level Detector Circuit

GENERAL ELECTRIC COMPANY

PHILADELPHIA, PA 19142

GENERAL  ELECTRIC