



INSTRUCTIONS

GEK-49932

AUXILIARY LOGIC AND TRIPPING UNIT

TYPE SLAT61F

GENERAL  ELECTRIC

CONTENTS

	<u>PAGE</u>
DESCRIPTION.	3
APPLICATION.	3
RATINGS.	3
BURDENS.	4
FUNCTIONS.	4
SCR TRIP CIRCUIT.	4
RI RECLOSE INITIATE CIRCUIT	4
TA TRIP AUXILIARY RELAY	4
BFI BREAKER FAILURE INITIATE CIRCUIT.	4
CONTACT CONVERTERS.	5
CC1.	5
CC2.	5
CC3.	5
CHANNEL INTERFACE	5
CALCULATIONS OF SETTINGS	5
SYMMETRY ADJUSTMENT	5
PHASE-DELAY ADJUSTMENT.	5
DATA MONITORING POINTS.	6
TARGETS.	6
LOGIC CIRCUITS	6
CONSTRUCTION	6
RECEIVING, HANDLING AND STORAGE.	6
TEST INSTRUCTIONS.	7
GENERAL	7
OPERATIONAL CHECKS.	7
TEST CARD ADAPTER	7
TIMER ADJUSTMENTS AND TESTS	7
TABLE I.	8
TRIP CIRCUIT TESTS.	8
OVERALL EQUIPMENT TESTS	8
SYMMETRY AND PHASE-DELAY TIMER ADJUSTMENTS.	8
MAINTENANCE.	9
PERIODIC TESTS.	9
TROUBLE SHOOTING.	9
SPARE PARTS	9

AUXILIARY LOGIC AND TRIPPING UNIT

TYPE SLAT61F

DESCRIPTION

The SLAT61F relay is a static logic, output, and tripping relay intended for application in phase comparison schemes operating via a frequency shift tone channel. In addition to the SLAT61F relay, the complete relay scheme would also include an SLD phase comparison measuring unit, a power supply and the appropriate frequency-shift channel equipment.

The outputs of the SLAT61F include two electrically separate SCR trip circuits, each with an electro-mechanical target; two electrically separate reclose initiating contacts (RI); two electrically separate breaker failure timer initiating contacts (BFI); and two electrically separate trip auxiliary contacts. The inputs to the SLAT61F are from the associated SLD relay, from the associated channel equipment, and from test contacts which provide means for changing the channel status for test purposes, or for checking the tripping logic.

The relay is packaged in a four rack unit enclosed metal case suitable for mounting on a 19 inch rack. The outline and mounting dimensions are shown in Fig. 1, the internal connections in Fig. 2, and the card and component locations in Fig. 3.

There are eight logic points connected to the PL411(C411) plug located at the rear of the relay (see Figs. 1 and 2). A data logging amplifier (DLA) can be used to monitor the selected logic points. The DLA electrically isolates the monitored logic points from its contact outputs.

APPLICATION

The SLAT61F relay is designed for application with the appropriate SLD phase comparison relay and frequency shift tone channel in a permissive phase comparison scheme.

There are no measuring functions in the SLAT61F, but there are two timers which require adjustment in the field. These are the symmetry adjustment (TL42) and the phase-delay timer (TL41). Refer to the section on CALCULATION OF SETTINGS for a discussion of these required settings.

Note that the BFI and TA units are reed relays, the contacts of which are not suitable for use in trip circuits. Refer to the section on RATINGS for the contact duty capability of these units.

For a complete description of the overall scheme in which the relay is to be used, refer to the overall logic diagram and its associated logic description for the specific scheme.

RATINGS

The Type SLAT61F relay is designed for use in an environment where the air temperature outside the relay case does not exceed the range of -20°C to $+65^{\circ}\text{C}$.

The Type SLAT61F relay requires a ± 15 VDC power source which can be obtained from a General Electric Company Type SSA power supply.

These instructions do not purport to cover all details or variations in equipment nor to provide for every possible contingency to be met in connection with installation, operation or maintenance. Should further information be desired or should particular problems arise which are not covered sufficiently for the purchaser's purposes, the matter should be referred to the General Electric Company.

To the extent required the products described herein meet applicable ANSI, IEEE and NEMA standards; but not such assurance is given with respect to local codes and ordinances because they vary greatly.

The SCR (Silicon Controlled Rectifier) tripping circuits are rated for 48/125, or 250 volts DC, depending on the model number. The relay's nameplate provides this information. Each trip circuit has a 1.0 ampere rated, series connected, mechanical target. The tripping circuits are designed to carry 30 amperes for one second.

The contacts of the telephone type relay that is used for RI will make and carry three amperes continuously and will interrupt up to 0.5 amperes (inductive) at 125 VDC and up to 0.25 ampere (inductive) at 250 VDC.

The contacts of the reed relays that are used for BFI and TA functions are rated at 100 watts direct current. They will make and carry three amperes continuously.

Each of the three contact converters, (CC1, CC2, and CC3) are rated at 48, 125, 250 volt DC. The selection of the desired voltage is made via a jumper on the printed circuit card. When energized, each contact converter will draw approximately 10 milliamperes from the station battery, regardless of tap setting.

BURDENS

The SLAT61F relay presents a maximum burden to the Type SSA power supply of:

- 245 milliamperes from the +15 VDC supply
- 150 milliamperes from the -15 VDC supply

Each contact converter, when energized, will draw approximately 10 milliamperes from the station battery, regardless of tap setting.

FUNCTIONS

SCR TRIP CIRCUIT

Two electrically separate, isolated SCR trip circuits are provided to trip two breakers. Each circuit is capable of carrying 30 amperes for one second.

The internal connections for the SCR trip and isolator subassemblies are shown in Fig. 4. The isolator card, by means of a DC-to-DC converter, provides a signal path but maintains metallic isolation. This feature makes it possible to isolate the relay power supply from the trip circuit power supply.

RI RECLOSE INITIATE CIRCUIT

Two electrically separate normally open contacts are provided. These contacts close within 17 milliseconds from the time the associated coil is energized by the logic. The contacts open within 170 milliseconds from the time the coil is deenergized. The RI function uses a telephone-type relay with contact ratings stated under RATINGS.

TA TRIP AUXILIARY RELAY

The TA unit has two electrically separate normally open contacts which close within one-to-two milliseconds from the time the TA coil is energized by an output from the logic circuit. The contacts will open in about 50 milliseconds after the trip circuit is deenergized. The TA function outputs are from a reed relay, with contact capability listed in the section on RATINGS.

BFI BREAKER FAILURE INITIATE CIRCUIT

Two electrically separate normally open contacts are provided. These contacts close within two milliseconds from the time the associated coil is energized by the logic. These contacts open within two milliseconds from the time the coil is deenergized. The BFI function uses a reed relay with contact ratings stated under RATINGS.

CONTACT CONVERTERS

The purpose of these functions is to convert a contact operation into a signal that is compatible with the logic circuit of the Type SLAT61F relay. It also provides isolation between the command signal and the relay's logic circuit. The contact converters have a non-adjustable four millisecond pickup delay.

CC1

Contact converter CC1 permits an external contact to shift the tone transmitter to the permissive frequency or hold the transmitter in the permissive mode, depending on the prior condition of the channel.

CC2

Contact converter CC2 permits an external contact to block pilot tripping at the comparer (AND45) when the external contact is opened.

CC3

Contact converter CC3 can perform two operations, depending on link L1 connections. In Position Two, closure of CC3's associated external contact will key the transmitter continuously, by passing both the FDL and squaring amplifier in the SLD relay. In the third position, the FDL function only is bypassed.

CHANNEL INTERFACE

The logic of the Type SLAT61F relay includes an isolation interface (Fig. 6) between the relays in the scheme and the associated channel. The circuitry of the isolation interface provides a signal path but maintains metallic isolation. This feature makes it possible to maintain isolation between the DC supply used for the relays and that employed by the channel.

When pins 9 and 10 are both connected to relay reference, a metallicly separate positive logic signal appears at pin 11 with respect to 12. The output from the isolation interface is a five VDC, 20 milliamperes signal.

CALCULATIONS OF SETTINGS

The SLAT61F contains five timers. Three of the timers are factory set and do not generally need field adjustment. The two timers that require field adjustment are the symmetry and phase-delay timers. The symmetry adjustment should be set first. However, before either setting is made, the communication equipment should be completely tested and have its final settings made.

SYMMETRY ADJUSTMENT

This 0-3/0-3 timer is included to compensate for any asymmetry that may exist in the pickup and drop-out of the channel equipment. The purpose of this setting is to assure that the near-end comparer receives equal on-and-off half cycles when the transmitter at the remote end is keyed for equal on-and-off half cycles. See the section titled SYMMETRY AND PHASE-DELAY TIMER ADJUSTMENTS for instructions for making this setting in the field.

PHASE-DELAY ADJUSTMENT

This 1-8/1-8 timer is intended to delay the local input to the comparer by exactly the same amount of time that it takes for the remote signal to arrive. This time is equal to the channel delay in the communication equipment plus the propagation time of the signal. This setting should be made after the symmetry adjustment setting discussed above.

Because both the above timer settings are affected by service conditions, the settings cannot be made at the factory. For instructions relating to the method of adjustment, see the SYMMETRY AND PHASE-DELAY TIMER ADJUSTMENTS section of this book.

DATA MONITORING POINTS

Data monitoring points are brought out on a plug at the rear of the SLAT61F relay. The plug contains eight monitoring points and reference as shown on the overall logic diagram for the scheme. To monitor these points an additional piece of equipment termed a Data Logging Amplifier is required.

TARGETS

Two electromechanical target coils are included, one in series with each SCR. These targets will drop when one ampere, or more, is passed by the SCR's. The resistance of each trip circuit is 0.4 ohm.

LOGIC CIRCUITS

The functions of the Type SLAT61F involves basic logic (AND, OR, and NOT) where the presence or absence of signals, rather than their magnitude, controls the operation. Signals are measured with respect to a reference bus accessible at TP1. In general a signal below one VDC represents an OFF or LOGIC ZERO condition, an ON or LOGIC ONE is represented by a signal 7.5 to 15 VDC.

The symbols used on the internal connection diagram (Fig. 2) are explained by the legend shown in Fig. 5.

CONSTRUCTION

The SLAT61F relay is packaged in an enclosed metal case with hinged front cover and removable top cover. The outline and mounting dimensions of the case and the physical location of the components are shown in Figs. 1 and 3 respectively.

The SLAT61F relay contains printed circuit cards identified by a code number such as: A104, T116, L106 where A designates an auxiliary function, T designates a time-delay function, and L designates a logical function. The printed circuit cards plug in from the front of the unit. The sockets are marked with letter designations or "addresses" (D, E, F, etc.) which appear on the guide strips in front of each socket, on the component location drawing, on the unit internal connection diagram, and on the printed circuit card. The test points (TP1, TP2, etc.) shown on the internal connection diagram are connected to instrument jacks on test cards in positions T and AT. TP1 and TP11 are at the top of the T and AT cards, respectively. TP1 is tied to reference, and TP10 is tied to (+)15 VDC, through a 1.5K ohm resistor. The purpose of this resistor is to limit the current when TP10 is used to inject a logic signal in the circuit.

The SLAT61F relay receives its inputs from the associated Type SLD relay. These units are interconnected by ten-conductor-shielded cables. The sockets for these cables are located on the rear panel of the unit. The SLAT61F output functions are connected to 12-point terminal strips, which are also located on the rear of the unit.

A window is provided in the hinged cover of the relay to allow the mechanical targets to be seen. Push buttons are also provided to reset the targets without opening the cover.

RECEIVING, HANDLING AND STORAGE

The SLAT61F will normally be supplied as a part of a static relay equipment, mounted in a rack or cabinet with other static relays and test equipment. Immediately upon receipt of a static relay equipment, it should be unpacked and examined for any damage sustained in transit. If injury or damage resulting from rough handling is evident, file a damage claim at once with the transportation company and promptly notify the nearest General Electric Sales Office.

Reasonable care should be exercised in unpacking the equipment. If the equipment is not to be installed immediately, it should be stored indoors in a location that is free from moisture, dust, metallic chips, and severe atmospheric contaminants.

Just prior to final installation the shipping support bolt should be removed from each side of all relay units, to facilitate possible future unit removal for maintenance. These shipping support bolts are approximately eight inches back from the relay front panel. STATIC RELAY EQUIPMENT, WHEN SUPPLIED IN SWING RACK CABINETS, SHOULD BE SECURELY ANCHORED TO THE FLOOR OR TO THE SHIPPING PALLET TO PREVENT THE EQUIPMENT FROM TIPPING OVER WHEN THE SWING RACK IS OPENED.

TEST INSTRUCTIONS

CAUTION:

IF THE SLAT61F RELAY THAT IS TO BE TESTED IS INSTALLED IN AN EQUIPMENT WHICH HAS ALREADY BEEN CONNECTED TO THE POWER SYSTEM, DISCONNECT ITS OUTPUTS TO THE SYSTEM.

GENERAL

The SLAT61F relay is supplied from the factory either mounted in a static relay equipment or as a separate unit associated with measuring relays, a Type SSA power supply, and some form of channel equipment. All relay units for a given terminal of static relaying equipment are tested together at the factory, and each will have the same summary number stamped on its nameplate.

In general, when a time range is indicated on the internal connections diagram, the timer has been factory set at a mid-range value. Timers should be set for the operating or reset times indicated on the associated overall logic diagram. Where a time range is indicated on the overall logic diagram, the timer should be set for the value recommended for that function in the descriptive write-up accompanying the overall logic diagram. Where a setting depends upon conditions encountered on a specific application, this is so stated and the factors influencing the choice of setting are described. The procedure for checking and setting the timers is described in a later section.

OPERATIONAL CHECKS

Operation of the SLAT61F unit can be checked by observing the signals at the 20 test points (TP1 to TP20), by observing the operation of the associated channel equipment, or by observing the output functions. The test points 2-9 and 11-20 are strategically located throughout the logic (see Fig. 2). Test point voltage can be monitored with a portable high impedance voltmeter, the test panel voltmeter, or an oscilloscope.

TEST CARD ADAPTER

The test card adapter provides a convenient means of gaining access to any pin of a particular card. Detailed information on the use of the test adapter card is included in the card instruction book GEK-34158.

TIMER ADJUSTMENTS AND TESTS

When the time-delay cards are to be adjusted or checked, an oscilloscope that can display two traces simultaneously and that has a calibrated horizontal sweep should be used.

In order to test the timer cards it is necessary to remove the card previous to the timer (see Table I) and to place the timer card in a card adapter. The card adapter allows access to the input and output of the timer if they are not brought out on test points. The timer test circuit is shown in Fig. 7. Opening the normally closed contact causes the output to step up to +15 VDC after the pickup delay of the timer. To increase the pickup time, turn the upper potentiometer on the timer card clockwise; to decrease the time turn it counterclockwise. Closing the contact causes the timer output to drop out after the reset time-delay setting of the card. If the timer card is provided with a variable reset delay, it can be adjusted by the lower potentiometer on the timer card (clockwise increases reset time).

TABLE I

TIME UNDER TEST	POSITION	REMOVE CARD IN POSITION
TL41	J	AK
TL42	H	G
TL43	N	AL
TL44	M	NONE*
TL45	L	K
P/50	S	P

* Turn power supply switch on and off.

TRIP CIRCUIT TESTS

The SCR trip circuits and the series mechanical targets may be checked by connecting an auxiliary lockout relay, such as the Type HEA relay, in series with the SCR circuit. A typical circuit is shown in Fig. 8. The HEA relay should have the same DC rating as the SCR trip circuit of the SLAT61F. If an auxiliary lock-out relay is not available, it can be replaced by a resistive load which limits the trip circuit current to three amperes. In most equipments, the SCR can be gated by operating a test push button in the associated units.

Prior to final installation, a check of the overall trip circuit should be made with the SCR outputs connected to trip the circuit breakers.

OVERALL EQUIPMENT TESTS

After the SLAT61F relay and the associated static relay units have been individually calibrated and tested for the desired settings and ranges, a series of overall operating circuit checks is advisable. The elementary, overall logic and logic description for the specific job will be useful for determining the overall operation of the scheme.

Overall equipment tests can be performed by applying alternating current and/or voltages to the measuring units as specified in the instruction book for the measuring units and checking that proper outputs are obtained when the measuring units operate.

SYMMETRY AND PHASE-DELAY TIMER ADJUSTMENTS

The symmetry timer (TL42, "H" position) and phase-delay timer (TL41, "J" position) final settings must be made in the field after the transmitters, receivers and coupling equipment have been tuned and adjusted for proper sensitivity per the channel instructions. Operation of the squaring amplifier and fault detectors, FDL and FDH, are required for accomplishment of the final symmetry and phase-delay adjustments; refer to the measuring unit instruction book for the recommended procedure.

The symmetry adjustment must be accomplished prior to phase-delay adjustments as described in the measuring unit instructions. The transient blocking timer (TL43, "N" position) should be removed to prevent continuous channel keying when the logic trip bus is energized. Clockwise adjustment of P1 and P2 on TL42, "H" position card, increases the pickup delay or drop-out delay respectively. Conversely, counterclockwise adjustment reduces the respective operate times. The minimum delay on pickup which allows equal half cycle block and trip output as measured at TP8 is the recommended final setting.

After the symmetry adjustment has been accomplished, the phase-delay adjustment is made to obtain the proper alignment of the local signal with the received signal; refer to the measuring unit instructions. Clockwise adjustment of P1 or P2 on TL41, "J" position card, increases the pickup or drop-out delay respectively. The final setting is the alignment of the trip attempt signal monitored at TP4 compared to the trip or block signal monitored at TP8 which is dependent upon internal or external fault simulation during the adjustment.

MAINTENANCEPERIODIC TESTS

It should be sufficient to check the outputs produced at test points in the SLAT61F when periodic calibration tests are made on the associated measuring units, for example, the phase and ground relays in line-relaying scheme. No separate periodic tests on the SLAT61F itself should be required.

TROUBLE SHOOTING

In any trouble shooting of equipment, it should first be established which unit is functioning incorrectly. The overall logic diagram supplied with the equipment shows the combined logic of the complete equipment and the various test points in each unit. By signal tracing, using the overall logic diagram and the various test points, it should be possible to quickly isolate the trouble.

A test adapter card is supplied with each static relay equipment to supplement the prewired test points on the test cards. Use of the adapter card is described in the card instruction book GEK-34158.

A dual trace oscilloscope is a valuable aid to detailed trouble shooting, since it can be used to determine phase shift, operate and reset times as well as input and output levels. A portable dual-trace oscilloscope with a calibrated sweep and trigger facility is recommended.

SPARE PARTS

To minimize possible outage time, it is recommended that a complete maintenance program should include the stocking of at least one spare card of each type. It is possible to replace damaged or defective components on the printed circuit cards, but great care should be taken in soldering so as not to damage or bridge-over the printed circuit buses, or overheat the semi-conductor components. The repaired area should be recovered with a suitable high-dielectric plastic coating to prevent possible breakdowns across the printed buses due to moisture and dust. The wiring diagrams for the cards in the SLAT61F relay are included in the card book GEK-34158.





Fig. 1 (0227A2036-0) Outline and Mounting Dimension for the Type SLAT61F Relay



SUB. ASM.	VOLTAGE	SCR
0108B9233 GR-3	148/125V	C350
0108B9233 GR-4	220V	C381

ALL DIODES 1N4148 UNLESS NOTED
 ALL RES. 1/2 WATT ± 5% UNLESS NOTED
 (2) = TERM. POST ON BOARD ASM
 1N9358 = 9.1V ± 5%

SUB ASM. 0108B924 GR-1

Fig. 4 (0108B9610-1) Internal Connections for the SCR Trip and Isolator Subassemblies





















Fig. 5 (0227A2047-1) Logic and Internal Connection Diagram Legend



- R0, R8, R12 560Ω, 1/2W
- R1 10K, 1/2W
- R2 150Ω, 1/2W
- R3 82Ω, 1/2W
- R4 180Ω, 1/2W
- D1 - D25 1N4148
- Q1, Q2 2N2193A
- Q3 2N2868
- R5, R7, R11 51Ω, 1/2W
- R15, R16 20Ω, 1/2W
- C1 .17uf, 50V
- C9, C10 0.0033uf 50V
- C3, C4, C5 0.015uf, 50V
- C6, C7, C8 0.056uf, 50V
- RF CHOKE 220uh, 220ma
- T1 - 0227A1401 GR-4
- T2, T3, T4 - 0227A1401 GR-2

P.C. CARD ASM. 0165B1971 GR-13

Fig. 6 (0208A5504AJ-1) Isolation Interface Connection Diagram



* THE 15VDC SIGNAL AT PIN 10 HAS A CURRENT LIMITING RESISTOR MOUNTED ON THE TEST CARD.

Fig. 7 (0246A7987-0) Logic Timer Test Circuit




FIG. 7

TYPICAL SCR TEST CIRCUIT FOR TYPE SLA RELAYS

Fig. 8 (0208A2365-0) Typical SCR Trip Circuit Test Connections