



# INSTRUCTIONS

GEK-45478A

*SUPERSEDES GEK-45478*

---

AUXILIARY LOGIC UNIT

TYPE SLA52G

---

CONTENTS

	<u>PAGE</u>
DESCRIPTION . . . . .	3
APPLICATION AND SETTINGS . . . . .	3
RATINGS . . . . .	3
BURDENS . . . . .	3
OPERATING PRINCIPLES . . . . .	3
CONSTRUCTION . . . . .	4
INSTALLATION TESTS . . . . .	5
A. GENERAL . . . . .	5
B. OPERATIONAL CHECKS . . . . .	5
C. TEST CARD ADAPTER . . . . .	5
D. TIMER ADJUSTMENTS AND TESTS . . . . .	5
E. OVERALL EQUIPMENT TESTS . . . . .	5
MAINTENANCE . . . . .	6
A. PERIODIC TESTS . . . . .	6
B. TROUBLE SHOOTING . . . . .	6
C. SPARE PARTS . . . . .	6

AUXILIARY LOGIC UNITTYPE SLA52GDESCRIPTION

The SLA52G unit is an auxiliary logic unit in blocking or unblocking schemes using frequency shift channel equipment. It is usually used with a type SLYP positive sequence distance unit, a type SLCN negative sequence directional overcurrent unit, a type SLAT output tripping unit, a type SSA power supply and a test panel.

The SLA52G has appropriate interconnections for use with a type SLAT54F auxiliary and tripping unit when applied in single pole tripping and reclosing schemes.

The SLA52G is designed with considerable flexibility to accommodate various types of schemes such as blocking, unblocking, permissive transfer tripping, or combined schemes such as an unblocking scheme combined with a direct transfer trip scheme. Provision is made for various auxiliary tripping circuits which may be supplied initially or easily added later in the field. These optional circuits include direct tripping overcurrent and distance functions, line "pickup" circuitry, "weak infeed" trip circuitry, out-of-step tripping or blocking circuitry, and second zone backup timing circuitry.

APPLICATION AND SETTINGS

Because of the flexibility of the type SLA52G, the application and settings will vary with the particular type of scheme in which it is used. Refer to the overall logic diagram description for application and setting information for the particular scheme in which the SLA52G is used.

RATINGS

The Type SLA52G relay is designed for use in an environment where the ambient temperature outside the relay case is between -20°C and +65°C.

The Type SLA52G relay requires a  $\pm 15$ VDC power source which can be obtained from a type SSA50/51 power supply.

Each contact converter in this relay has a link for selecting the proper voltage for the coil circuit of the contact converter. The three available voltage taps are for 48, 125 or 250 VDC.

BURDENS

The SLA52G presents a burden of 350 ma. to the +15 VDC supply of the Type SSA power supply.

Each contact converter, when energized, will draw approximately 10 ma. from the station battery, regardless of the station battery voltage.

OPERATING PRINCIPLES

The functions included in the Type SLA52G relay involve basic logical operations (AND, OR, NOT) where the presence or absence of signals, rather than their magnitude, controls the operation. Signals are measured with respect to a reference bus accessible at TP1. In general, a signal below 1 VDC represents an OFF OR LOGIC ZERO condition; an ON OR LOGIC ONE condition is represented by a signal of approximately +15 VDC.

*These instructions do not purport to cover all details or variations in equipment nor to provide for every possible contingency to be met in connection with installation, operation or maintenance. Should further information be desired or should particular problems arise which are not covered sufficiently for the purchaser's purposes, the matter should be referred to the General Electric Company.*

*To the extent required the products described herein meet applicable ANSI, IEEE and NEMA standards; but no such assurance is given with respect to local codes and ordinances because they vary greatly.*

The symbols used on the internal connection diagram Figure 1 are explained by the legend shown in Figure 2.

The matrix blocks shown on the internal connections diagram of the SLA52G are connected by jumpers at the factory. These connections are used to implement the logic arrangement shown on the associated overall logic diagram. These matrix jumpers are listed on the associated option chart. A typical option chart for the Type SLA52G relay is shown in Figure 3. Some of the matrix block connections may be customer options. These connections will then be shown as optional connections on the overall logic and must be selected by the user before the unit is placed in service.

The purpose of the contact converters (CC1, CC2, CC3, CC4) included in the Type SLA52G relay is to convert a contact operation into a signal that is compatible with the logic circuitry of the relay. When the external contact is closed, a +15VDC signal is produced by the contact converter. The function of each contact converter depends upon the particular relaying scheme in which it is employed.

The Type SLA52G relay has provisions for up to 18 outputs suitable for driving a Type DLA data logging amplifier unit. Any matrix block point which is not used as a logic connection may be monitored by connecting a lead from the 411 or 421 socket to the block. If it is desired to monitor a matrix point which is used as a logic connection, wires 417 to 420 and 427 to 430 may be used. These points have two leads with taper tips which are used to replace the logic jumper. This provides the logic signal path and also a signal for the DLA unit. Any factory selected DLA points are listed on the option chart.

The Type SLA52G relay includes a contact interface between the relaying equipment and the associated channel.

#### CONSTRUCTION

The SLA52G relay is packaged in an enclosed metal case with hinged front covers and removable top cover. The outline and monitoring dimensions of the case and the physical location of the components are shown in Figures 4 and 5 respectively.

The SLA52G relay contains printed circuit cards identified by a code number such as A111, T102, L104 where A designates auxiliary function, T designates time delay function, and L designates logic function. The printed circuit cards plug in from the front of the unit. The sockets are marked with letter designations or "addresses" (D, E, F, etc.) which appear on the guide strips in front of each socket, on the component location drawing, on the internal connection diagram and on the printed circuit card. The test points (TP1, TP2, etc.) shown in the internal connection diagram are connected to instrument jacks on a test card in position T or AT with TP1 at the top of the AT card. TP10 is tied to +15 VDC through a 1.5K resistor. This resistor limits the current when TP10 is used to supply a logic signal.

Logic options in the SLA52G relay are selectable by means of jumper wires with taper tip pins on each end which are used to interconnect the matrix block points. These matrix blocks are located in the rear of the unit as shown in Figure 5. The top cover of the relay must be removed to make the blocks accessible. The taper tip jumpers should be inserted and removed using the special tools which are supplied with each equipment. The green (G), black (B), white (W), violet (V), orange (O) and brown (BR) matrix blocks have 20 individual matrix points. The red (R) block has 20 points which are grouped in 10 pairs. The yellow (Y) block has 20 points, which are grouped in 2 sets of 10 common points; Y1 to Y10 are connected to +15 VDC, Y11 to Y20 are connected to reference.

These relays will normally be supplied as a part of a static relay equipment, mounted in a rack or cabinet with other static relays and test equipment. Immediately upon receipt of a static relay equipment, it should be unpacked and examined for any damage sustained in transit. If injury or damage resulting from rough handling is evident, file a damage claim at once with the transportation company and promptly notify the nearest General Electric Sales Office.

Reasonable care should be exercised in unpacking the equipment. If the equipment is not to be installed immediately, it should be stored indoors in a location that is free from moisture, dust, metallic chips, and severe atmospheric contaminants.

Just prior to final installation the shipping support bolt should be removed from each side of all relay units, to facilitate possible future unit removal for maintenance. These shipping support bolts are approximately 8 inches back from the relay front panel. Static relay equipment, when supplied in swing rack cabinets, should be securely anchored to the floor or to the shipping pallet to prevent the equipment from tipping over when the swing rack is opened.

INSTALLATION TESTS

If the SLA52G relay that is to be tested is installed in an equipment which has already been connected to the power system, disconnect the outputs in the associated Type SLAT relay from the system.

CAUTION

THE LOGIC SYSTEM SIDE OF THE DC POWER SUPPLY USED WITH MOD III STATIC RELAY EQUIPMENT IS ISOLATED FROM GROUND. IT IS A DESIGN CHARACTERISTIC OF MOST ELECTRONIC INSTRUMENTS THAT ONE OF THE SIGNAL INPUT TERMINALS IS CONNECTED TO INSTRUMENT CHASSIS. IF THE INSTRUMENT USED TO TEST THE RELAY EQUIPMENT IS ISOLATED FROM GROUND, ITS CHASSIS MAY HAVE AN ELECTRICAL POTENTIAL WITH RESPECT TO GROUND. THE USE OF A TEST INSTRUMENT WITH A GROUNDED CHASSIS WILL NOT AFFECT THE TESTING OF THE EQUIPMENT. A SECOND GROUND CONNECTION TO THE EQUIPMENT, SUCH AS A TEST LEAD INADVERTENTLY DROPPING AGAINST THE RELAY CASE, MAY CAUSE DAMAGE TO THE LOGIC CIRCUITRY. NO EXTERNAL TEST EQUIPMENT SHOULD BE LEFT CONNECTED TO THE STATIC RELAYS WHEN THEY ARE IN PROTECTIVE SERVICE, SINCE TEST EQUIPMENT GROUNDING REDUCES THE EFFECTIVENESS OF THE ISOLATION PROVIDED.

A. GENERAL

The SLA52G relay is supplied from the factory either mounted in a static relay equipment or as a separate unit associated with measuring relays, a Type SSA power supply, and some form of channel equipment. All relay units for a given terminal of static relaying equipment are tested together at the factory, and each unit will have the same summary number stamped on its nameplate.

Timers should be set for the operating and reset times indicated on the associated overall logic diagram. Where a time range is indicated on the overall logic diagram, the timer should be set for the value recommended for that function in the descriptive writeup accompanying the overall logic diagram. Where a setting depends upon conditions encountered on a specific application, this is so stated and the factors influencing the choice of setting are described. The procedure for checking and setting the timers is described in a later section.

B. OPERATIONAL CHECKS

Operation of the SLA52G unit can be checked by observing the signals at the twenty test points (TP1 to TP20) in the SLA52G by observing the operation of the associated channel equipment, or by observing the output functions in the associated Type SLAT tripping relay. The test points are located on two test cards in positions T and AT, and are numbered 1 to 20 from top to bottom. TP1 is the reference bus for the logic circuit; TP10 is at +15 VDC. The remaining points are located at various strategic points throughout the logic as shown on the internal connection diagram Figure 1. Test point voltages can be monitored with a portable high impedance voltmeter, the voltmeter on the test panel of the associated equipment, or an oscilloscope.

Operation of any logic function may be checked by supplying the correct inputs to the card. This is accomplished by placing the card under test in a card extender, removing the cards which normally supply the input signals, and then connecting the card inputs to either TP10 or TP1. An output should be produced when the proper combination of inputs is supplied.

C. TEST CARD ADAPTER

The test card adapter provides a convenient means of gaining access to any pin of a particular card. Detailed information on the use of the test adapter card is included in the card instruction book GEK-34158.

D. TIMER ADJUSTMENTS AND TESTS

When the time delay cards are to be adjusted or checked, an oscilloscope that can display two traces simultaneously and that has a calibrated horizontal sweep should be used.

In order to test the timer cards it is necessary to remove the card which supplies the input to the timer and to place the timer card in a card adapter. The card adapter allows access to the input and output of the timer if they are not brought out on test points. The timer test circuit is shown in Figure 6. Opening the N.C. contact causes the output to step up to +15 VDC after the pickup delay of the timer. To increase the pickup time turn the upper potentiometer on the timer card clockwise; to decrease the time delay setting of card, turn the upper potentiometer counterclockwise. If the timer card is provided with a variable reset delay, it can be adjusted by the lower potentiometer on the timer card (CW increases reset time).

E. OVERALL EQUIPMENT TESTS

After the SLA52G relay and the associated static relay units have been individually cali-rated and tested for the desired settings, a series of overall operating circuit checks is advisable.

The elementary, overall logic, and logic description for the specific job will be useful for determining the overall operation of the scheme.

Overall equipment tests can be performed by applying AC current and voltages to the measuring units as specific in the instruction book for the measuring units and checking that proper outputs are obtained from the associated SLAT when the measuring units operate.

## MAINTENANCE

### A. PERIODIC TESTS

It should be sufficient to check the outputs produced at test points in the SLA52G when periodic calibration tests are made on the associated measuring units, for example the phase and ground relay in line relaying scheme. No separate periodic tests on the SLA52G itself should be required.

### B. TROUBLE SHOOTING

In any trouble shooting of equipment, it should first be established which unit is functioning incorrectly. The overall logic diagram supplied with the equipment shows the combined logic of the complete equipment and the various test points in each unit. By signal tracing, using the overall logic diagram and the various test points, it should be possible to quickly isolate the trouble.

A test adapter card is supplied with each static relay equipment to supplement the prewired test points on the test cards. Use of the adapter card is described in the card instruction book GEK-34158.

A dual-trace oscilloscope is a valuable aid to detailed trouble shooting, since it can be used in determining phase shift, operate and reset times as well as input and output levels. A portable dual-trace oscilloscope with a calibrated sweep and trigger facility is recommended.

### C. SPARE PARTS

To minimize possible outage time, it is recommended that a complete maintenance program should include the stocking of at least one spare card of each type. It is possible to replace damaged or defective components on the printed circuit cards, but great care should be taken in soldering so as not to damage or bridge-over the printed circuit busses, or overheat the semi-conductor components. The repaired area should be recovered with a suitable high-dielectric plastic coating to prevent possible breakdowns across the printed busse due to moisture and dust. The wiring diagrams for the cards in the SLA52G relay are included in the card book GEK-34158.

# NOTES





FIG. 1 (0136D3447-3) INTERNAL CONN





\* - OPTIONAL CARDS

UNIT MDL.	D	E	K	N	AE	AF	AH	AJ
SLA52G1	L116	-	-	J101	L104	L102	TI04	
SLA52G2	L116	L106	TI02	J101	L104	L102	TI04	
SLA52G	L116	-	-	-	-	-	-	-


















FIG. 2 (0227A2047-0) INTERNAL CONNECTION DIAGRAM LEGEND

PL-CABLE PLUG

62

(5) = LOGIC FUNCTION CARD PIN NUMBER

MATRIX BLOCK JUMPERS		LOGIC FUNCTION	
FROM	TO	FROM	TO
G8	Y1	+15	AND 5(4)
R19	Y2	+15	PL147
V5	Y11*	REF	OR7(5)
R11	Y11	REF	OR10(5)
W3	Y12*	REF	OR12(7)
BR15	Y12	REF	AND 8(2)
G5	Y13*	REF	OR13(6)
G6	Y13	REF	OR13(5)
B3	Y14*	REF	OR14(7)
R13	Y14	REF	OR8(4)
BR11	Y15*	REF	OR3(3)
W7	Y15	REF	OR8(5)
W5	Y16*	REF	OR15(4)
02	Y16	REF	OR4(6)
BR18	Y17*	REF	OR5(6)
09	Y17	REF	AND1(5)
BR19	Y18	REF	OR11(5)
BR8	017	PL148	PL134
012	G20	PL128	AND8(4)
G16	BR2	TL7(3)	PL132
G2	B4	CC2(9)	OR14(2)
R1	B2	TL3(8)	OR14(6)
V12	W18	OR9(9)	AND6(6)
*USE JUMPER	0227AZ	024G21	

MATRIX BLOCK JUMPERS		LOGIC FUNCTION	
FROM	TO	FROM	TO
BR12	B18	NOT1(7)	PL17
B12	010	PL16	AND2(2)
04	W8	PL285	OR8(6)
BR16	015	PL12	PL123
06	G7	OR6(8)	AND5(3)
G10	B1	AND5(8)	OR5(7)
BR10	013*	OR14(9)	PL135
BR10	019*	OR14(9)	PL122
G1	G12	CC1(8)	TL1(3)
R5	B5	TL1(8)	OR17(4)
R6	G13	TL1(8)	AND7(6)
W16	G14	OR18(8)	AND7(7)
V9	W1	AND7(9)	TL2(3)
V15	V3	TL2(8)	OR7(3)
G18	W6	OR7(8)	OR8(3)
B7	B9	AND3(9)	OR19(2)
W15	BR4	OR19(9)	PL129
G17	V4	AND6(8)	OR7(4)
W14	BR1	OR5(9)	PL136
R10	020	OR3(8)	PL139
W4	G19	OR12(9)	AND8(3)
W20	BR3	AND8(8)	PL138
R15	V1	(AN7)	OR9(6)
R17	V2	(AN8)	OR9(7)
014	018	PL137	PL134
G15	W19	AND16(6)	TL7(3)
V8	G4	TL7(8)	OR13(7)

FIG. 3 (0227A2050-2 SH. 62) TYPICAL OPTION CHART FOR THE TYPE SLA52G







FIG. 4 (0227A2037-0) OUTLINE AND MOUNTING DIMENSIONS FOR THE TYPE SLA52G RELAY



\* - OPTION CARDS (SEE INTERNAL FOR CARD IDENTIFICATION-0121D9496)

FIG. 5 (0257A8776-0) COMPONENT AND CARD LOCATIONS FOR THE SLA52G RELAY



\* THE 15VDC SIGNAL AT PIN 10 HAS A CURRENT LIMITING RESISTOR MOUNTED ON THE TEST CARD.

FIG. 6 (0246A7987-0) LOGIC TIMER TEST CIRCUIT

**GENERAL ELECTRIC COMPANY  
POWER SYSTEMS MANAGEMENT BUSINESS DEPT.  
PHILADELPHIA, PA. 19142**

**GENERAL  ELECTRIC**